View metadata, citation and similar papers at core.ac.uk

July 1968

brought to you by CORE

Brief 68-10241

NASA TECH BRIEF



ģ

NASA Tech Briefs are issued to summarize specific innovations derived from the U.S. space program, to encourage their commercial application. Copies are available to the public at 15 cents each from the Clearinghouse for Federal Scientific and Technical Information, Springfield, Virginia 22151.

Parallel-to-Serial Biphase-Data Converter

Load Load Enable с b Register Sequence For Alternate True/False **Register Sequence For All True** Loading And Direct Shifting Loading And Inverting With Shift n ... cba n+1... dcb Register n ...cba n+1... dcb n+2...edc n+2...edd Parallel Input . . Load Load Gates Fnable . . Shift Register Biphase Output Note: Shift Register And Frequency Inverte Divider Change On Same Polarity Of Slope. Frequency Divider (+2) Inpu Clock

A data converter has been designed to produce a serial biphase output signal from parallel input data. Alternate bits are loaded into a shift register in complement form so that the bits appear at the end of the shift register in a true-complement form sequence. Use of a simple "exclusive-or" and a frequency divider generates the biphase signal with no timing "race" conditions. The logic illustrated generates biphase by (1) causing an output midbit voltage transition for each frequency divider change by forcing a change in comparison state of the "exclusive-or" output gates, and (2) causing the shift register output stage to change state (hence comparison state) for two sequential bits of the same state and to remain the same (no comparator change) to generate a change in output bit state.

The shift register and frequency divider flip-flops change state on the same polarity of input slope. With an inverter placed between the frequency divider input and shift register input, the frequency divider

(continued overleaf)

This document was prepared under the sponsorship of the National Aeronautics and Space Administration. Neither the United States Government nor any person acting on behalf of the United States

Government assumes any liability resulting from the use of the information contained in this document, or warrants that such use will be free from privately owned rights.

changes states one-half bit period before the shift register receives a clock pulse. Both frequency divider and shift register are closed at the input clock rate.

Notes:

- 1. Logical state of a bit is decided by either (a) loading the parallel data alternately true and false, or (b) coupling shift stages so that a stage assumes the logical inverse of the preceding stage for each shift pulse. Shift operation occurs on one clock pulse slope while the count operation occurs on the other.
- 2. Inquiries concerning this innovation may be directed to:

Technology Utilization Officer Manned Spacecraft Center Houston, Texas 77058 Reference: B68-10241

Patent status:

No patent action is contemplated by NASA.

Source: R. D. Truelove of North American Aviation, Inc. under contract to Manned Spacecraft Center (MSC-11600)