

Generalizing Root Variable Choice in Wave Digital Filters with Grouped Nonlinearities

Werner, K. J., Olsen, M. J., Rest, M., & Parker, J. D. (2017). Generalizing Root Variable Choice in Wave Digital Filters with Grouped Nonlinearities. In A. Torin, B. Hamilton, S. Bilbao, & M. Newton (Eds.), Proceedings of the 20th International Conference on Digital Audio Effects (pp. 176–183). [93] Edinburgh, UK.

Published in:

Proceedings of the 20th International Conference on Digital Audio Effects

Document Version: Publisher's PDF, also known as Version of record

Queen's University Belfast - Research Portal:

Link to publication record in Queen's University Belfast Research Portal

Publisher rights Copyright 2017 the Authors.

This work is made available online in accordance with the publisher's policies. Please refer to any applicable terms of use of the publisher.

General rights

Copyright for the publications made accessible via the Queen's University Belfast Research Portal is retained by the author(s) and / or other copyright owners and it is a condition of accessing these publications that users recognise and abide by the legal requirements associated with these rights.

Take down policy

The Research Portal is Queen's institutional repository that provides access to Queen's research output. Every effort has been made to ensure that content in the Research Portal does not infringe any person's rights, or applicable UK laws. If you discover content in the Research Portal that you believe breaches copyright or violates any law, please contact openaccess@qub.ac.uk.

GENERALIZING ROOT VARIABLE CHOICE IN WAVE DIGITAL FILTERS WITH GROUPED NONLINEARITIES

Kurt James Werner

The Sonic Arts Research Centre (SARC) School of Arts, English and Languages Queen's University Belfast, UK k.werner@qub.ac.uk

Center for Computer Research in Music and Acoustics (CCRMA) Stanford University, CA, USA mjolsen@ccrma.stanford.edu

Michael Jørgen Olsen

 Maximilian Rest

 A
 E-RM Erfindungsbüro

 A)
 Berlin, Germany

 m.rest@e-rm.de

Native Instruments GmbH Berlin, Germany julian.parker@ native-instruments.de

Julian D. Parker

ABSTRACT

Previous grouped-nonlinearity formulations for Wave Digital Filter (WDF) modeling of nonlinear audio circuits assumed that nonlinear (NL) devices with memoryless voltage–current characteristics were modeled as voltage-controlled current sources (VCCSs). These formulations cannot accommodate nonlinear devices whose equations cannot be written as NL VCCSs, and they cannot accommodate circuits with cutsets composed entirely of current sources (including NL VCCSs). In this paper we generalize independent and dependent variable choice at the root of WDF trees to accommodate both these cases, and review two graph theorems for avoiding forbidden cutsets and loops in general.

1. INTRODUCTION

Along with State Space Modeling [1-4] and Port Hamiltonian Systems [5-8], the Wave Digital Filter (WDF) [9-15] formalism is a major approach to Virtual Analog modeling of audio circuits. In short, the Wave Digital Filter approach reframes an electrical circuit into a tree-like structure that separates electrical elements from their topological connections, represents each electrical element and topological connection mathematically with explicit input-output relationships in the (typically voltage or power) wave domain, discretizes reactive elements (most commonly using the trapezoidal rule), and resolves delay-free loops in the resulting structure by tuning the port resistance parameter of the wave variable definition at each port in the circuit. For circuits built entirely out of series and parallel connections, this approach is entirely modular. Good numerical behavior and incremental passivity can normally be inherited from passivity of the reference circuit and the use of wave variables [16]. The original WDF formalism could accommodate a single nonlinear electrical element at the root of the WDF tree [17]; since typical audio circuits rather contain multiple nonlinear devices, handling multiple nonlinearities is currently a main subject of WDF research. Three recent approaches to handling multiple nonlinearities involve the resolution of fictitious delays in non-tree-like structures using techniques from multidimensional signal processing with convergence guaranteed in some cases by the contractive properties of passive circuit elements [18-21], "dynamic adaptation" of one-port nonlinearities which are not at the root [22], or global iterative solution over a WDF structure [23].

In this paper, we'll deal with another recent thread in WDF research starting with [24] that is focused on solving the scattering matrices of complicated " \mathcal{R} -type" adaptors [11] and the application of the topological insights of [25] (decomposition of a circuit graph into an SPQR tree) to generalized formulations for circuits involving multiple nonlinearities [12,13]. This approach groups all

nonadaptable elements (most importantly nonlinearities) together at the root of a WDF tree¹ and interfaces that multiport root element to standard WDF subtrees using an \mathcal{R} -type adaptor. Representing the mathematical relationships in this structure directly causes a number of delay-free loops in the signal flow graph, which may be resolved by a variety of methods.

Findings from this thread have enabled WDF simulation of circuits with complicated non-series/parallel topologies that may involve absorbed multiport linear elements [11] as well as multiple non-adaptable linear circuit elements [15] or nonlinear elements [12] grouped together at the root of a tree structure. These include audio circuits that were previously out of scope for WDF modeling: guitar tone stacks, active tone control circuits [11], the Hammond organ vibrato/chorus [15], circuits using operational amplifiers (modeled as ideal or using macromodels) [14] or operational transconductance amplifiers [27], Sallen–Key filters [28,29], guitar distortion stages [12], transistor [13] and triode [30] amplifiers, the Fender 5F6-A preamp stage [31], the Korg MS-50 Filter [32], relaxation oscillators [33], and the bass drum circuit from the Roland TR-808 Rhythm Composer [34].

However, two classes of circuits which may appear to be handled by those techniques on a topological level actually fail for reasons related to the choice of independent and dependent variables in the constituent equations of the circuits' nonlinear devices. The first class of circuits involves nonlinear devices whose constituent equations are inherently written in a way that is incompatible with the previous WDF formulation [12]. The second class of circuits involves forbidden topological combinations of nonlinear devices with a certain mathematical description and ideal sources. Specifically these are circuits involving:

- cutsets on the circuit graph composed entirely of nonlinearities with current as the dependent variable and ideal independent or controlled current sources; or
- loops on the circuit graph composed entirely of nonlinearities with voltage as the dependent variable and ideal independent or controlled voltage sources.

These restrictions also apply in the context of State Space and Port Hamiltonian System modeling. In the State Space context, it is acknowledged that any node with only nonlinearities attached creates an inconsistent system if they are treated as controlled current sources, motivating the development of the Generalized State Space approach [4]. This is a special case of the restriction that a circuit may not contain any cutsets composed entirely of devices with current as the dependent variable. In the Port Hamiltonian System context, "implicit" formulations which in practice corre-

¹Similar to [26], although allowing root topologies other than parallel.

spond to series combinations of voltage-controlled (controlled current) components or parallel combinations of current-controlled (controlled voltage) components require extensions to the standard approach [6]. These appear to be two special cases of the cutset and loop restrictions respectively. It is possible that the broader topological restrictions may not be widely recognized in audio circuit modeling since the most common problematic arrangement of diodes—series combinations of diodes and anti-parallel combinations of diodes in series—can be reasonably and intuitively modeled as a single one-port device in many circumstances [35].

In this paper, we extend a WDF formalism involving grouped nonlinearities at the root of an SPQR tree [11–13] to accommodate a wider variety of independent–dependent variable descriptions of nonlinear elements, enabling simulation of the two problematic classes of circuits mentioned above. For the first class of circuits, we exploit the proposed generalization to accommodate whatever pair of independent–dependent variables is required for each nonlinearity. For the second class of circuits, we explain the meaning of the forbidden topological connections and variable choices in terms of graph and network theory, give principles for choosing proper independent–dependent variable pairs, and show how to implement these principles using the proposed generalization. In this way, the class of problematic circuits which have been accommodated in the State Space and Port Hamiltonian context may be accommodated in the Wave Digital Filter context as well.

The rest of the paper is structured as follows. §2 outlines the proposed generalization to the WDF approach. §3 explains the first problematic class of circuits and how they can be accommodated using the proposed generalization. §4 explains the second problematic class of circuits and how they can be accommodated using the proposed generalization. To support a general search for problematic cutsets and loops, §5 reviews two graph theorems.

2. WDFS WITH GROUPED NONLINEARITIES

In this section we review the method of grouped nonlinearities in WDFs, simultaneously extending it to handle nonlinearities and nonadaptable linear circuit elements expressed with a wide variety of independent and dependent variables.

2.1. Overview

The method of grouped nonlinearities in WDFs is outlined diagrammatically in Fig. 1. In this formulation there are five conceptual relationships to consider:

- All nonlinearities of the circuit grouped together into a nonlinear multiport element at the root of a tree structure (labeled "nonlinearities"). The behavior of the group of nonlinearities is expressed mathematically by y_c = f(x_c), where x_c is a vector of independent network port variables and y_c is a vector of dependent network port variables.
- A change of variables x_c and y_c to the vectors of incident and reflected voltage waves a_c and b_c (labeled "change of variables"), the subscript *c* denoting "converter."² This change of variables is expressed mathematically by the matrix **C** with partitions **C**₁₁, **C**₁₂, **C**₂₁, and **C**₂₂.
- A compatibility relationship between a_c and b_c and "internal" port wave variables a_i and b_i, simply enforcing port



Figure 1: Proposed method signal flow graphs. a_e is supplied by and b_e delivered to classical WDF subtrees below.

connection criteria between the scattering matrix below and the multiport nonlinear element $\boldsymbol{y}_c = \boldsymbol{f}(\boldsymbol{x}_c)$. This is expressed mathematically by $\boldsymbol{a}_c = \boldsymbol{b}_i$ and $\boldsymbol{a}_i = \boldsymbol{b}_c$.

- Scattering between a_i and b_i and "external" port wave variables a_e and b_e . This is expressed mathematically by the scattering matrix **S** with partitions **S**₁₁, **S**₁₂, **S**₂₁, and **S**₂₂. Because the circuit topology described by this scattering is usually a complicated \mathcal{R} -type topology [25], this is labeled " \mathcal{R} scattering."
- The rest of the WDF structure which is fed reflected waves b_e by the root topology and provides incident waves a_e . The rest of the structure has the form of a standard WDF "connection tree" [11,37] and is not shown in the diagram.

These relationships are shown as a vector signal flow graph in Fig. 1a, where delay-free loops are represented by red dashed arrows. The root is described by the system of equations

Nonlinearities
$$\{ \boldsymbol{y}_c = \boldsymbol{f}(\boldsymbol{x}_c)$$
 (1)

ahanga af yariahlaa	$\int oldsymbol{x}_c = \mathbf{C}_{11}oldsymbol{y}_c + \mathbf{C}_{12}oldsymbol{a}_c$	(2)
change of variables	$igg(oldsymbol{b}_c = \mathbf{C}_{21} oldsymbol{y}_c + \mathbf{C}_{22} oldsymbol{a}_c igg)$	(3)
compatibility	$\int \boldsymbol{a}_c = \boldsymbol{b}_i$	(4)
compationity	$ig) oldsymbol{a}_i = oldsymbol{b}_c$	(5)
conttoring	$\int oldsymbol{b}_i = \mathbf{S}_{11}oldsymbol{a}_i + \mathbf{S}_{12}oldsymbol{a}_e$	(6)
scattering	$\mathbf{b}_e = \mathbf{S}_{21} \boldsymbol{a}_i + \mathbf{S}_{22} \boldsymbol{a}_e$.	(7)

Some of the delay-free loops can be resolved using matrix algebra [11], yielding a consolidated version of (1)-(7)

$$\boldsymbol{y}_{c} = \boldsymbol{f}\left(\boldsymbol{x}_{c}\right) \tag{8}$$

$$\boldsymbol{x}_c = \mathbf{E}\boldsymbol{a}_e + \mathbf{F}\boldsymbol{y}_c \tag{9}$$

$$\boldsymbol{b}_e = \mathbf{M}\boldsymbol{a}_e + \mathbf{N}\boldsymbol{y}_c \tag{10}$$

²This relates to earlier approaches to interfacing State Space and WDF systems [36].

Proceedings of the 20th International Conference on Digital Audio Effects (DAFx-17), Edinburgh, UK, September 5–9, 2017



Figure 2: Relaxation oscillator schematic and derivation of Wave Digital Filter structure.

with

$$\begin{split} \mathbf{E} &= \mathbf{C}_{12} \left(\mathbf{I} + \mathbf{S}_{11} \mathbf{H} \mathbf{C}_{22} \right) \mathbf{S}_{12} \;, \quad \mathbf{F} = \mathbf{C}_{12} \mathbf{S}_{11} \mathbf{H} \mathbf{C}_{21} + \mathbf{C}_{11} \\ \mathbf{M} &= \mathbf{S}_{21} \mathbf{H} \mathbf{C}_{22} \mathbf{S}_{12} + \mathbf{S}_{22} \;, \qquad \mathbf{N} = \mathbf{S}_{21} \mathbf{H} \mathbf{C}_{21} \end{split}$$

where **I** is the identity matrix and $\mathbf{H} = (\mathbf{I} - \mathbf{C}_{22}\mathbf{S}_{11})^{-1}$. This system of equations is shown as a vector signal flow graph in Fig. 1b; notice that one delay-free loop through **F** and $f(\cdot)$ still remains. This delay-free loop can be resolved, e.g., by Newton-Raphson iteration [13], table lookup / the K method [12, 38], custom nonlinear solvers [33], or a final matrix inversion in the case that all nonadaptable elements are linear [15].

2.2. Populating S

To use the method just outlined, matrices **S** and **C** must be populated. **S** can be found using the techniques of [11], which applies Modified Nodal Analysis [39] to the \mathcal{R} -type topology where instantaneous Thévenin equivalents represent the incident wave at each port, combining with the WDF wave definition to solve for **S**. If the \mathcal{R} -type adaptor contains no absorbed non-reciprocal elements, the method of [40] may be used to solve for **S**.

2.3. New Considerations for C

In previous work, the nonadaptable root elements were usually modeled in the Kirchhoff domain by i = f(v).³ This aligns with standard models for common electrical elements like diodes (Shockely model), BJT transistors (Ebers–Moll model), and triodes. So, the derivation of the C matrix assumed these Kirchhoff variables were to be converted to the wave variables a_c and b_c .

In this work, we generalize that approach so that each entry in the vector of independent (x_c) and dependent (y_c) root variables may be a voltage, current, or wave variable. These may be "mixed and matched" in two senses. First, it is not required that each nonlinear element have the same independent nor dependent variables. Second, it is possible to have, e.g., a Kirchhoff variable as an independent variable and a wave variable as a dependent variable (provided this still represents a single-valued function). It should be obvious that the independent and dependent variables at any port may not be linear combinations of one another.

In general, the relationship between the incident wave a_n and reflected wave b_n at a port n and two other variables which may Table 1: $t_{11,n}$, $t_{12,n}$, $t_{21,n}$, $t_{22,n}$ for different dependent and independent variables at a port n.

	independent	t variable	dependent variable			
x_n	$t_{11,n}$	$t_{12,n}$	y_n	$t_{21,n}$	$t_{22,n}$	
$\overline{v_n}$	1/2	1/2	i_n	$1/(2R_n)$	$-1/(2R_n)$	
i_n	$1/(2R_n)$	$-1/(2R_n)$	v_n	1/2	1/2	
a_n	1	0	b_n	0	1	

be linear combinations of a_n and b_n is expressed by

$$\begin{bmatrix} x_n \\ y_n \end{bmatrix} = \begin{bmatrix} t_{11,n} & t_{12,n} \\ t_{21,n} & t_{22,n} \end{bmatrix} \begin{bmatrix} a_n \\ b_n \end{bmatrix}.$$
 (11)

Solving for x_n and b_n yields an equation in the form of C

$$\begin{bmatrix} x_n \\ b_n \end{bmatrix} = \begin{bmatrix} c_{11,n} & c_{12,n} \\ c_{21,n} & c_{22,n} \end{bmatrix} \begin{bmatrix} y_n \\ a_n \end{bmatrix},$$
 (12)

where

$$\begin{bmatrix} c_{11,n} & c_{12,n} \\ c_{21,n} & c_{22,n} \end{bmatrix} = \begin{bmatrix} \frac{t_{12,n}}{t_{22,n}} & \frac{t_{11,n}t_{22,n}-t_{12,n}t_{21,n}}{t_{22,n}} \\ \frac{1}{t_{22,n}} & -\frac{t_{21,n}}{t_{222,n}} \end{bmatrix}.$$
 (13)

The matrix partitions C_{11} , C_{12} , C_{21} , C_{22} of C are typically diagonal, with "stamps" along the diagonals determined by the independent and dependent variables of each nonlinearity. For a root topology with N nonlinearities they take the form

$$\mathbf{C}_{11} = \operatorname{diag}\left(c_{11,1}, c_{11,2}, \cdots, c_{11,N}\right) \tag{14}$$

$$\mathbf{C}_{12} = \operatorname{diag}\left(c_{12,1}, c_{12,2}, \cdots, c_{12,N}\right) \tag{15}$$

$$\mathbf{C}_{21} = \operatorname{diag}\left(c_{21,1}, c_{21,2}, \cdots, c_{21,N}\right) \tag{16}$$

$$\mathbf{C}_{22} = \operatorname{diag}\left(c_{22,1}, c_{22,2}, \cdots, c_{22,N}\right), \tag{17}$$

with entries given in terms of x_n , y_n for each port n by (13).

Values for t_{11} , t_{12} , t_{21} , t_{22} entries that accommodate voltage, current, and incident and reflected waves are given in Tab. 1.

2.4. New Considerations for $f(\cdot)$

The E, M, and N matrix multiplies in Fig. 1b can be computed with no special considerations. However, the F matrix multiply and evaluation of the $f(\cdot)$ vector nonlinear function evaluation form a delay-free loop, or implicit relationship. These can be combined into a zero-finding function

$$\boldsymbol{x}_{c} = \mathbf{E}\boldsymbol{a}_{e} + \mathbf{F}\boldsymbol{f}\left(\boldsymbol{x}_{c}
ight) \rightarrow \boldsymbol{h}\left(\boldsymbol{x}_{c}
ight) = \mathbf{E}\boldsymbol{a}_{e} + \mathbf{F}\boldsymbol{f}\left(\boldsymbol{x}_{c}
ight) - \boldsymbol{x}_{c}$$
. (18)

³In [15], they were modeled in the wave domain as $\boldsymbol{b} = \boldsymbol{f}(\boldsymbol{a})$.

Proceedings of the 20th International Conference on Digital Audio Effects (DAFx-17), Edinburgh, UK, September 5–9, 2017



Figure 3: Series clipper schematic and derivation of Wave Digital Filter structure.

Table 2: Determinant of $(I - C_{22}S_{11})$ for different variable choices for series clipper (Fig. 3). $\Gamma = R_1 + R_2 + R_3$.

		port 2 variables: $x_2 \longrightarrow y_2$						
		$v_2 \rightarrow i_2$	$v_2 \rightarrow b_2$	$i_2 \rightarrow v_2$	$i_2 \rightarrow b_2$	$a_2 \rightarrow v_2$	$a_2 \rightarrow i_2$	$a_2 \rightarrow b_2$
t 1 variables: $x_1 \longrightarrow y_1$	$v_1 \rightarrow i_1$	0	$2R_1/\Gamma$	$4R_1/\Gamma$	$2R_1/\Gamma$	$4R_1/\Gamma$	0	$2R_1/\Gamma$
	$v_1 \rightarrow b_1$	$2R_2/\Gamma$	1	$2(R_1+R_3)/\Gamma$	1	$2(R_1+R_3)/\Gamma$	$2R_2/\Gamma$	1
	$i_1 \rightarrow v_1$	$4R_2/\Gamma$	$2(R_2+R_3)/\Gamma$	$4R_3/\Gamma$	$2(R_2+R_3)/\Gamma$	$4R_3/\Gamma$	$4R_2/\Gamma$	$2(R_2+R_3)/\Gamma$
	$i_1 \rightarrow b_1$	$2R_2/\Gamma$	1	$2(R_1+R_3)/\Gamma$	1	$2(R_1+R_3)/\Gamma$	$2R_2/\Gamma$	1
	$a_1 \rightarrow v_1$	$4R_2/\Gamma$	$2(R_2+R_3)/\Gamma$	$4R_3/\Gamma$	$2(R_2+R_3)/\Gamma$	$4R_3/\Gamma$	$4R_2/\Gamma$	$2(R_2+R_3)/\Gamma$
	$a_1 \rightarrow i_1$	0	$2R_1/\Gamma$	$4R_1/\Gamma$	$2R_1/\Gamma$	$4R_1/\Gamma$	0	$2R_1/\Gamma$
Iod	$a_1 \rightarrow b_1$	$2R_2/\Gamma$	1	$2(R_1+R_3)/\Gamma$	1	$2(R_1+R_3)/\Gamma$	$2R_2/\Gamma$	1

 $h(x_c) = 0$ is solved (i.e., finding a suitable x_c) using Newton-Raphson iteration [13] by first providing an initial guess $x_c^{(0)}$ and iterating according to

$$\boldsymbol{x}_{c}^{(k+1)} = \boldsymbol{x}_{c}^{(k)} - J\left(\boldsymbol{x}_{c}^{(k)}\right)^{-1} \boldsymbol{f}\left(\boldsymbol{x}_{c}^{(k)}\right)$$
(19)

where index k is the iteration count and $J(\cdot)$ is the Jacobian operator. A typical initial guess at time step n is $\boldsymbol{x}_{c}^{(0)}(n) = \boldsymbol{x}_{c}(n-1)$; an alternative is given in [13].

Given a set of incident waves a_e on the root, (18) can be solved using Newton–Raphson iteration [13] to yield x_c . $y_c = f(x_c)$ is evaluated to find y_c , and y_c and a_e are finally used to find b_e .

In the new generalized framework, elements of the vectors of independent root variables \boldsymbol{x}_c and dependent root variables \boldsymbol{y}_c may be voltages, currents, or any linear combination. Earlier we discussed the implications of that for forming C. Of course, this also affects the definition of $\boldsymbol{f}(\cdot)$.

3. FIRST CLASS OF PROBLEMATIC CIRCUITS

The first class of circuits that require the generalization presented in this paper are those circuits whose constituent equations are written in a way that cannot be rewritten in the form $i_c = f(v_c)$. These include, e.g., clipping operational amplifier models, clipping operational transconductance amplifier models, analog multipliers, logic gate models, and one-ports with non-functional v-icurves, e.g. "s-type" nonlinear one-ports [41].

3.1. Example of First Class

As an example, we consider the family of clipping operational amplifiers (op amp) models. Op amps are two-port devices characterized by four network variables: v_{in} , i_{in} , v_{out} , and i_{out} . In some circuits, op amps may exhibit non-ideal voltage clipping behavior, which may be modeled with a tanh (·)-based function [4]. In some circuits op amps are configured to act as voltage comparators, which may be modeled with a sgn (·)-based function. As nonlinear two-ports, op amps are modeled by

$$\begin{bmatrix} v_{\text{out}} \\ i_{\text{in}} \end{bmatrix} = \begin{bmatrix} f_1(i_{\text{out}}, v_{\text{in}}) \\ f_2(i_{\text{out}}, v_{\text{in}}) \end{bmatrix} = f\left(\begin{bmatrix} i_{\text{out}} \\ v_{\text{in}} \end{bmatrix}\right).$$
(20)
$$\boldsymbol{y}_c \qquad \boldsymbol{x}_c$$

Typically we have $f_2(i_{\text{out}}, v_{\text{in}}) = 0$, but $f_1(i_{\text{out}}, v_{\text{in}})$ can take a number of forms, e.g.

clipper:
$$v_{out} = V_{max} \tanh(Av_{in})$$
 (21)

comparator:
$$v_{\text{out}} = V_{\text{max}} \operatorname{sgn}(v_{\text{in}})$$
, (22)

where A is the op amp's gain in the clipper model (100000 is typical) and V_{max} is the op amp saturation voltage in each model.

An example taken from [33] of an audio circuit using an op amp configured as a comparator is a relaxation oscillator, shown in Fig. 2a. This circuit is rearranged as shown in Fig. 2b, yielding the WDF structure in Fig. 2d. The two ports of the nonlinearity are labeled "in" and "out." The input variables x_c and output variables y_c are defined as in (20). To accommodate this set of independent and dependent variables which are necessary for the op amp models just discussed we derive

$$\begin{split} t_{11,\text{out}} &= \frac{1}{2R_{\text{out}}} \;,\; t_{12,\text{out}} = \frac{-1}{2R_{\text{out}}} \;,\; t_{21,\text{out}} = \frac{1}{2} \;, \qquad t_{22,\text{out}} = \frac{1}{2} \\ t_{11,\text{in}} &= \frac{1}{2} \;, \qquad t_{12,\text{in}} = \frac{1}{2} \;, \qquad t_{21,\text{in}} = \frac{1}{2R_{\text{in}}} \;,\; t_{22,\text{in}} = \frac{-1}{2R_{\text{in}}} \end{split}$$

Proceedings of the 20th International Conference on Digital Audio Effects (DAFx-17), Edinburgh, UK, September 5–9, 2017



Figure 4: Parallel clipper schematic and Derivation of Wave Digital Filter structure.

Table 3: Determinant of $(\mathbf{I} - \mathbf{C}_{22}\mathbf{S}_{11})$ for different variable choices for parallel clipper (Fig. 4). $\Delta = G_1 + G_2 + G_3$ and $G_x = 1/R_x$.

		port 2 variables: $x_2 \longrightarrow y_2$						
		$v_2 \rightarrow i_2$	$v_2 \rightarrow b_2$	$i_2 \rightarrow v_2$	$i_2 \rightarrow b_2$	$a_2 \rightarrow v_2$	$a_2 \rightarrow i_2$	$a_2 \rightarrow b_2$
port 1 variables: $x_1 \longrightarrow y_1$	$v_1 \rightarrow i_1$	$4G_3/\Delta$	$2(G_2+G_3)/\Delta$	$4G_2/\Delta$	$2(G_2+G_3)/\Delta$	$4G_2/\Delta$	$4G_3/\Delta$	$2(G_2+G_3)/\Delta$
	$v_1 \rightarrow b_1$	$2(G_1+G_3)/\Delta$	1	$2G_2/\Delta$	1	$2G_2/\Delta$	$2(G_1+G_3)/\Delta$	1
	$i_1 \rightarrow v_1$	$4G_1/\Delta$	$2G_1/\Delta$	0	$2G_1/\Delta$	0	$4G_1/\Delta$	$2G_1/\Delta$
	$i_1 \rightarrow b_1$	$2(G_1+G_3)/\Delta$	1	$2G_2/\Delta$	1	$2G_2/\Delta$	$2(G_1+G_3)/\Delta$	1
	$a_1 \rightarrow v_1$	$4G_1/\Delta$	$2G_1/\Delta$	0	$2G_1/\Delta$	0	$4G_1/\Delta$	$2G_1/\Delta$
	$a_1 \rightarrow i_1$	$4G_3/\Delta$	$2(G_2+G_3)/\Delta$	$4G_2/\Delta$	$2(G_2+G_3)/\Delta$	$4G_2/\Delta$	$4G_3/\Delta$	$2(G_2+G_3)/\Delta$
	$a_1 \rightarrow b_1$	$2(G_1+G_3)/\Delta$	1	$2G_2/\Delta$	1	$2G_2/\Delta$	$2(G_1+G_3)/\Delta$	1

using the stamps from Tab. 1 and procedure from 2.3. Using (13) this yields the appropriate **C** matrix

$$\mathbf{C} = \begin{bmatrix} \mathbf{C}_{11} & \mathbf{C}_{12} \\ \mathbf{C}_{21} & \mathbf{C}_{22} \end{bmatrix} = \begin{bmatrix} -R_{\text{in}} & 0 & 1 & 0 \\ 0 & -1/R_{\text{out}} & 0 & 1/R_{\text{out}} \\ -2R_{\text{in}} & 0 & 1 & 0 \\ 0 & 2 & 0 & -1 \end{bmatrix}.$$

This choice of C in the proposed general framework enables the simulation of the relaxation oscillator.⁴

4. SECOND CLASS OF PROBLEMATIC CIRCUITS

A second class of circuits that require the generalization presented in this paper are circuits that include cutsets composed entirely of nonlinearities (and current sources). In circuit theory, it is forbidden to have any cutset in a circuit graph composed entirely of current sources [41]. The presence of a cutset of current sources in a circuit creates the potential for a violation of Kirchhoff's current law: the sum of currents entering a node must equal the sum of currents leaving that node. A dual restriction is that no loop in a circuit graph may be composed entirely of voltage sources [41]. The presence of a loop of all voltage sources creates the potential for a violation of Kirchhoff's voltage law: the sum of voltages around any loop in the circuit must equal zero. This is a circuit theoretic argument but it is also expressed in the mathematics of the root topology. In the case of violating either the loop or the cutset criteria, it appears that in the WDF context the consequence is that the matrix $(\mathbf{I} - \mathbf{C}_{22}\mathbf{S}_{11})$ which needs to be inverted is made singular. Examples will be given in the next section.

To fix this class of circuit, start with the standard choice of independent and dependent network variables for each nonlinearity. Identify each loop and cutset in the circuit by hand or using the graph theorems discussed in §5. If any problematic cutsets or loops exist, choose new dependent variables for some of the non-linearities that make up that cutset or loop to avoid the issue.

4.1. Examples of Second Class

To discuss these issues, we consider three circuits: the "series diode clipper" shown in Fig. 3a, the "parallel diode clipper" shown in Fig. 4a, and the "series–parallel diode clipper" shown in Fig. 5.

Consider the series diode clipper and its WDF structure derivation shown in Fig. 3. Notice that inside the root topology S_1 in Fig. 3b, we have a node with only diodes connected to it. If the diodes were written in the form i = f(v), a current-source-only cutset is created. A remedy for this circuit would be to write either or both of the diodes in the form v = f(i), or more broadly in any form that does not have current as the dependent variable. In Tab. 2, the determinant of matrix $(\mathbf{I} - \mathbf{C}_{22}\mathbf{S}_{11})$ is shown for the 49 different possible choices of \boldsymbol{x}_n and \boldsymbol{y}_n at port 1 (diode D_1) and port 2 (diode D_2). Notice that for the combinations that are forbidden according to circuit theory (both diodes with current as the dependent variable), the matrix which needs to be inverted becomes singular (its determinant is 0)—hence the circuit cannot be simulated using those variables.

It is not always a valid solution to choose voltage as the dependent variable. Consider the parallel diode clipper and its WDF structure derivation shown in Fig. 4. Notice that inside the root topology \mathcal{R}_1 in Fig. 4b there is a loop composed only of diodes. If the diodes were both written in the form v = f(i), a voltagesource-only loop is created, $(\mathbf{I} - \mathbf{C}_{22}\mathbf{S}_{11})$ becomes singular, and

⁴Anti-aliasing and multi-rate methods can be used to improve the simulation of the relaxation oscillator; these are described in Olsen *et al.* [33].



Figure 5: Series-parallel clipper schematic.

the circuit cannot be simulated. For this circuit, it suffices that one or both diodes is written in the form i = f(v), or more broadly in any form that does not have voltage as the dependent variable. In Tab. 3, the determinant of matrix $(\mathbf{I} - \mathbf{C}_{22}\mathbf{S}_{11})$ is shown for the 49 different possible choices of \boldsymbol{x}_n and \boldsymbol{y}_n at port 1 (diode D_1) and port 2 (diode D_2). Notice that for the combinations that are forbidden according to circuit theory (both diodes with voltage as the dependent variable), the matrix which needs to be inverted becomes singular (its determinant is 0)—hence the circuit cannot be simulated using those variables.

Sometimes it is necessary to choose different variables for each nonlinearity. For example, consider the series-parallel diode clipper shown in Fig. 5. Writing all three diodes in the form i = f(v) creates a current-source-only cutset but writing all three diodes in the form v = f(i) creates a voltage-source-only loop: both forbidden cases causing a singular matrix. Here the solution is that at least one diode is written with current as the dependent variable to avoid the loop, and that at least one of D_2 , D_3 is written with voltage as the dependent variable to avoid the cutset.

5. ENUMERATING LOOPS AND CUTSETS ON GRAPHS

In the previous section we discussed circuits whose cutsets and loops were easily identifiable at a glance. Unfortunately in general circuits may be very complex and involve too many loops and cutsets to enumerate at a glance. To handle problematic circuits in general it is necessary to examine all loops and cutsets in the circuit graph and choose the dependent variables of the nonlinearities to avoid current-source-only cutsets and voltage-source-only loops. Here we review dual graph theorems for enumerating loops and cutsets in a graph (an alternative to identifying them by visual inspection as in the previous section) and demonstrate their application to two circuits discussed in §4.

5.1. Find All Loops in a Circuit

Here we review a theorem for enumerating the set of all loops in an electrical circuit and give example applications of the theorem for the parallel diode clipper.

The theorem is stated as follows [42, p. 50]:

- Let the circuit be represented by a nonoriented, connected graph G with v vertices and e edges, where each vertex represents a node in the circuit and each edge represents a oneport electrical element in the circuit.
- 2. Choose a tree \mathcal{T} on \mathcal{G} . Form a set of fundamental loops with respect to \mathcal{T} by reinstating each edge of the cotree \mathcal{T}' one at a time to create fundamental loops each involving one edge and a tree path formed by some or all of the branches of \mathcal{T} . The fundamental loops are represented mathematically by a matrix \mathbf{B}_f where each of the e v + 1 fundamental loops is a row, and the *e* edges of \mathcal{G} are the columns.



Figure 6: Parallel clipper (a) Schematic, (b) Mapping from circuit elements to graph edges, and (c) Graph.

- Form an intermediate matrix B₁ by adding to B_f all the possible ring sums among the rows of B_f. The ring sum of two sets S₁ and S₂ is the set S₁ ⊕ S₂ that has edges in S₁ or S₂ but not both [42, p. 14].
- Eliminate redundant rows in B₁, i.e. rows that appear more than once, to form B_a, the *loop matrix* encoding all valid loops on G. Redundant rows represent edge-disjoint unions of loops [42, p. 44].

Now, an example on the parallel diode clipper will illustrate the application of this theorem.

5.1.1. Parallel Diode Clipper Loops

Consider the parallel diode clipper whose schematic is shown in Fig. 6a. Using the mapping between electrical component and graph edges shown in Fig. 6b, a graph \mathcal{G} of the parallel clipper is formed in Fig. 6c. \mathcal{G} has 3 nodes $\{v_a, v_b, v_c\}$ and 5 edges $\{e_1, e_2, e_3, e_4, e_5\}$, i.e., v = 3 and e = 5.

To enumerate all loops on \mathcal{G} we choose a tree $\mathcal{T} = \{e_2, e_3\}$ and corresponding co-tree $\mathcal{T}' : \{e_1, e_4, e_5\}$. Combining each edge $c \in \mathcal{T}'$ with other edges chosen from \mathcal{T} yields e - v + 1 = 3fundamental loops $\{c_{e_1}, c_{e_4}, c_{e_5}\}$ encoded in a matrix \mathbf{B}_f



We take all possible ring sums among the rows of \mathbf{B}_{f} to find the intermediate matrix

$$\mathbf{B}_{1} = \begin{array}{c} c_{e_{1}} & c_{e_{2}} & c_{e_{3}} & e_{4} & e_{5} \\ c_{e_{1}} & c_{e_{4}} & \left[\begin{array}{c} 1 & 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 \\ c_{e_{5}} & 0 & 0 & 1 & 1 & 0 \\ c_{e_{5}} & c_{e_{5}} & c_{e_{4}} & c_{e_{5}} \\ c_{e_{4}} \oplus c_{e_{5}} & c_{e_{4}} \oplus c_{e_{5}} \\ c_{e_{1}} \oplus c_{e_{4}} \oplus c_{e_{5}} & \left[\begin{array}{c} 1 & 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 \\ 1 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 0 & 1 \\ 1 & 1 & 1 & 1 \end{array}\right] \begin{array}{c} c_{1} \\ c_{2} \\ c_{3} \\ c_{4} \\ c_{5} \\ c_{6} \\ redundamediant \end{array}$$

The last ring sum represents an invalid loop, so it is discarded in forming \mathbf{B}_a . The final loop matrix \mathbf{B}_a and graphical representation of the six loops $\{c_1, c_2, c_3, c_4, c_5, c_6\}$ is given by



Figure 7: Series clipper (a) Schematic, (b) Mapping from circuit elements to graph edges, and (c) Graph.



The last loop $c_6 = \{e_4, e_5\}$ would be composed entirely of voltage sources if diodes D_1 and D_2 (edges e_4 and e_5) are both modeled in the form v = f(i), as we saw earlier in §4.

5.2. Find All Cutsets in a Circuit

Here we review a theorem for enumerating the set of all cutsets in an electrical circuit and give an example application of the theorem to a circuit discussed in §4: the series diode clipper.

The theorem is stated as follows [42, p. 58]:

- 1. Let the circuit be represented by a nonoriented, connected graph \mathcal{G} with v vertices and e edges.
- Choose a tree T on G. Form a set of fundamental cutsets with respect to T by removing each edge of the cotree T' one at a time to create fundamental cutsets each involving one tree edge and some or all of the edges of T'. The fundamental cutsets are represented mathematically by a matrix Q_f where each of the v − 1 fundamental cutsets is a row, and the e edges of G are the columns.
- 3. Form an intermediate matrix **Q**₁ by adding to **Q**_f all of the possible ring sums among the rows of **Q**_f.
- Eliminate redundant rows in Q₁ to form Q_a, the *cutset matrix* encoding all valid cutsets on G.

Now, an examples on the series diode clipper will illustrate the application of this theorem.

5.2.1. Series Diode Clipper Cutsets

Consider the series diode clipper whose schematic is shown in Fig. 7a. Using the mapping between electrical component and graph edges shown in Fig. 7b, a graph \mathcal{G} of the parallel clipper is formed in Fig. 7c. \mathcal{G} has 4 nodes $\{v_a, v_b, v_c, v_d\}$ and 5 edges $\{e_1, e_2, e_3, e_4, e_5\}$, i.e., v = 4 and e = 5.

To enumerate all cutsets on \mathcal{G} we choose a tree $\mathcal{T} = \{e_2, e_3, e_4\}$ and corresponding cotree $\mathcal{T}' = \{e_1, e_5\}$. Removing each edge $k \in \mathcal{T}$ with other edges chosen from \mathcal{T}' yields v - 1 = 3 fundamental cutsets $\{k_{e_2}, k_{e_3}, k_{e_4}\}$ encoded in a matrix \mathbf{Q}_f

$$\begin{array}{c} k_{e_2} \\ v_b \\ v_b \\ e_1 \\ k_{e_2} \\ v_a \\ k_{e_3} \\ v_a \\ k_{e_4} \end{array} e_5 \begin{array}{c} e_1 \\ e_2 \\ e_3 \\ e_4 \\ e_4 \\ e_4 \\ e_4 \end{array} \left[\begin{array}{c} e_1 \\ e_2 \\ e_3 \\ e_4 \\ e_5 \\ e_4 \\ e_5 \\ e_6 \\ e$$

We take all possible ring sums among the rows of Q_f to find the intermediate matrix Q_1

$$\mathbf{Q}_{1} = \begin{array}{c} k_{e_{2}} \\ k_{e_{3}} \\ k_{e_{4}} \\ k_{e_{4}} \\ k_{e_{4}} \\ k_{e_{4}} \\ k_{e_{4}} \\ k_{e_{2}} \oplus k_{e_{3}} \\ k_{e_{4}} \oplus k_{e_{4}} \\ k_{e_{3}} \oplus k_{e_{4}} \\ k_{e_{3}} \oplus k_{e_{4}} \\ k_{e_{2}} \oplus k_{e_{3}} \oplus k_{e_{4}} \\ k_{e_{3}} \oplus$$

There are no redundancies in \mathbf{Q}_1 , so the final cutset matrix \mathbf{Q}_a and seven cutsets $\{k_1, k_2, k_3, k_4, k_5, k_6, k_7\}$ are given by



The third cutset $k_3 = \{e_4, e_5\}$ would be composed entirely of current sources if diodes D_1 , D_2 (edges e_4 , e_5) are both modeled in the form i = f(v), i.e., the standard Shockley ideal diode law.

6. CONCLUSION

This paper extended the class of circuits that can be modeled using Wave Digital Filters with grouped nonlinearities at the root of a tree [11-15] by generalizing independent/dependent variable choice for nonlinearities. This accommodates nonlinear devices (e.g. clipping op amps) which require flexibility in variable choice as well as circuits with loops composed entirely of nonlinearities (and ideal voltage sources) or cutsets composed entirely of nonlinearities (and ideal current sources).

When possible, choosing reflected waves as the dependent variable for nonlinearities will avoid problematic loops and cutsets. A circuit theory interpretation of this is that voltage waves "look like" *resistive* voltage sources (Thévenin source) or equivalently *resistive* current sources (Norton sources) [11]. A Thévenin source will never contribute to a voltage-source-only loop since any loop involving the source will also involve its resistance, and a Norton source will never contribute to a current-source-only cutset since any cutset involving it will also involve its resistance.

Future work should explore the potential for root variable choice to have computational benefits. If there are any computational or

other benefits of flexibility in dependent variable choice for nonlinearities, the insights of this paper could be used in the other WDF formulations [18–23] which currently use wave variables only but also currently should not produce problematic cutsets or loops.

7. REFERENCES

- D. T. Yeh, J. S. Abel, and J. O. Smith III, "Automated physical modeling of nonlinear audio circuits for real-time audio effects—Part I: Theoretical development," *IEEE Trans. Audio, Speech, Language Process.*, vol. 18, no. 4, pp. 728–737, 2010.
- [2] D. T. Yeh, "Automated physical modeling of nonlinear audio circuits for real-time audio effects—Part II: BJT and vacuum tube examples," *IEEE Trans. Audio, Speech, Language Process.*, vol. 20, no. 4, pp. 1207–1216, 2012.
- [3] M. Holters and U. Zölzer, "Physical modelling of a wah-wah effect pedal as a case study for application of the nodal DK method to circuits with variable parts," in *Proc. 14th Int. Conf. Digital Audio Effects*, Paris, France, 2011.
- [4] M. Holters and U. Zölzer, "A generalized method for the derivation of non-linear state-space models from circuit schematics," in *Proc.* 23rd European Signal Process. Conf., Nice, France, 2015.
- [5] A. Falaize-Skrzek and T. Hélie, "Simulation of an analog circuit of a wah pedal: a port-Hamiltonian approach," in *Proc. 135th Conv. Audio Eng. Soc.*, New York, NY, 2013.
- [6] A. Falaize and T. Hélie, "Passive guaranteed simulation of analog audio circuits: A port-Hamiltonian approach," *Appl. Sci.*, vol. 6, no. 10, 2016, Article #273.
- [7] A. Falaize, Modélisation, simulation, génération de code et correction de systèmes multi-physiques audios: Approache par réseau de composants et formulation Hamiltonienne à ports, Ph.D. thesis, Université Pierre et Marie Curie, Paris, France, July 2016.
- [8] A. Falaize and T. Hélie, "Passive simulation of the nonlinear port-Hamiltonian modeling of a Rhodes piano," *J. Sound Vibration*, vol. 390, pp. 289–309, 2017.
 [9] A. Fettweis, "Wave digital filters: Theory and practice," *Proc. IEEE*,
- [9] A. Fettweis, "Wave digital filters: Theory and practice," *Proc. IEEE*, vol. 74, no. 2, pp. 270–327, 1986.
- [10] G. De Sanctis and A. Sarti, "Virtual analog modeling in the wavedigital domain," *IEEE Trans. Audio, Speech, Language Process.*, vol. 18, no. 4, pp. 715–727, May 2010.
- [11] K. J. Werner, J. O. Smith III, and J. S. Abel, "Wave digital filter adaptors for arbitrary topologies and multiport linear elements," in *Proc.* 18th Int. Conf. Digital Audio Effects, Trondheim, Norway, 2015.
- [12] K. J. Werner, V. Nangia, J. O. Smith III, and J. O. Abel, "Resolving wave digital filters with multiple/multiport nonlinearities," in *Proc.* 18th Int. Conf. Digital Audio Effects, Trondheim, Norway, 2015.
- [13] M. J. Olsen, K. J. Werner, and J. O. Smith III, "Resolving grouped nonlinearities in wave digital filters using iterative techniques," in *Proc. 19th Int. Conf. Digital Audio Effects*, Brno, Czech Republic, 2016.
- [14] K. J. Werner, W. R. Dunkel, M. Rest, M. J. Olsen, and J.O. Smith III, "Wave digital filter modeling of circuits with operational amplifiers," in *Proc. 24th European Signal Process. Conf.*, Budapest, Hungary, 2016.
- [15] K. J. Werner, W. R. Dunkel, and F. G. Germain, "A computational model of the Hammond organ vibrato/chorus using wave digital filters," in *Proc. 19th Int. Conf. Digital Audio Effects*, Brno, Czech Republic, 2016.
- [16] A. Fettweis, "Pseudo-passivity, sensitivity, and stability of wave digital filters," *IEEE Trans. Circuit Theory*, vol. 19, no. 6, pp. 668–673, Nov. 1972.
- [17] K. Meerkötter and R. Scholz, "Digital simulation of nonlinear circuits by wave digital filter principles," in *IEEE Int. Symp. Circuits Syst.*, Portland, OR, 1989.
- [18] T. Schwerdtfeger and A. Kummert, "A multidimensional signal processing approach to wave digital filters with topology-related delayfree loops," in *IEEE Int. Conf. Acoust., Speech Signal Process.*, Florence, Italy, 2014.
- [19] T. Schwerdtfeger and A. Kummert, "A multidimensional approach to wave digital filters with multiple nonlinearities," in *Proc. 22nd European Signal Process. Conf.*, Lisbon, Portugal, 2014.

- [20] T. Schwerdtfeger A. Kummert, "Newton's method for modularitypreserving multidimensional wave digital filters," in *Proc. IEEE Int. Work. Multidimensional Syst.*, Vila Real, Portugal, 2015.
- [21] T. Schwerdtfeger, Modulare Wellendigitalstrukturen zur Simulation hochgradig nichtlinearer Netzwerk, Ph.D. thesis, Bergischen Universität Wuppertal, Wuppertal, Germany, Dec. 2016.
- [22] A. Bernardini and A. Sarti, "Dynamic adaptation of instantaneous nonlinear bipoles in wave digital networks," in *Proc. 24th European Signal Process. Conf.*, Budapest, Hungary, 2016.
- [23] A. Bernardini and A. Sarti, "Biparametric wave digital filters," *IEEE Trans. Circuits Syst. I: Reg. Papers*, 2017, to be published, DOI: 10.1109/TCSI.2017.2679007.
- [24] K. J. Werner, V. Nangia, J. O. Smith III, and J. S. Abel, "A general and explicit formulation for wave digital filters with multiple/multiport nonlinearities and complicated topologies," in *Proc. IEEE Work. Appl. Signal Process. Audio Acoust.*, New Paltz, NY, 2015.
- [25] D. Fränken, J. Ochs, and K. Ochs, "Generation of wave digital structures for networks containing multiport elements," *IEEE Trans. Circuits Syst. I: Reg. Papers*, vol. 52, no. 3, pp. 586–596, Mar. 2005.
- [26] S. Petrausch and R. Rabenstein, "Wave digital filters with multiple nonlinearities," in *Proc. 12th European Signal Process. Conf.*, Vienna, Austria, 2004.
- [27] Ó. Bogason and K. J. Werner, "Modeling circuits with operational transconductance amplifiers using wave digital filters," in *Proc. 20th Int. Conf. Digital Audio Effects*, Edinburgh, UK, 2017.
- [28] Ó. Bogason, "Digitizing analog circuits containing op amps using wave digital filters," Blog Post, Mar. 20 2016, Online: http://obogason.com/emulating-op-ampcircuits-using-wdf-theory/.
- [29] M. Verasani, A. Bernardini, and A. Sarti, "Modeling Sallen-Key audio filters in the wave digital domain," in *Proc. IEEE Int. Conf. Acoust., Speech Signal Process.*, New Orleans, LA, 2017.
- [30] M. Rest, W. R. Dunkel, K. J. Werner, and J. O. Smith, "RT-WDF—a modular wave digital filter library with support for arbitrary topologies and multiple nonlinearities," in *Proc. 19th Int. Conf. Digital Audio Effects*, Brno, Czech Republic, 2016.
- [31] W. R. Dunkel, M. Rest, K. J. Werner, M. J. Olsen, and J. O. Smith III, "The Fender Bassman 5F6-A family of preamplifier circuits—a wave digital filter case study," in *Proc. 19th Int. Conf. Digital Audio Effects*, Brno, Czech Republic, 2016.
- [32] M. Rest, J. D. Parker, and K. J. Werner, "WDF modeling of a KORG MS-50 based non-linear diode bridge VCF," in *Proc. 20th Int. Conf. Digital Audio Effects*, Edinburgh, UK, 2017.
- [33] M.J. Olsen, K.J. Werner, and F.G. Germain, "Network variable preserving step-size control in wave digital filters," in *Proc. 20th Int. Conf. Digital Audio Effects*, Edinburgh, UK, 2017.
- [34] K. J. Werner, Virtual Analog Modeling of Audio Circuitry Using Wave Digital Filters, Ph.D. diss., Stanford Univ., Stanford, CA, USA, Dec. 2016.
- [35] K. J. Werner, V. Nangia, A. Bernardini, J. O. Smith III, and A. Sarti, "An improved and generalized diode clipper model for wave digital filters," in *Proc. 139th Conv. Audio Eng. Soc.*, New York, NY, 2015.
- [36] S. Petrausch and R. Rabenstein, "Interconnection of state space structures and wave digital filters," *IEEE Trans. Circuits Syst. II: Expr. Briefs*, vol. 52, no. 2, pp. 90–93, February 2005.
- [37] A. Sarti and G. De Sanctis, "Systematic methods for the implementation of nonlinear wave-digital structures," *IEEE Trans. Circuits Syst. I: Reg. Papers*, vol. 56, no. 2, pp. 460–472, Feb. 2009.
- [38] G. Borin, G. De Poli, and D. Rocchesso, "Elimination of delay-free loops in discrete-time models of nonlinear acoustic systems," *IEEE Trans. Speech Audio Process.*, vol. 8, no. 5, pp. 597–605, Sept. 2000.
 [39] C.-W. Ho, A.E. Ruehli, and P.A. Prennan, "The modified nodal
- [39] C.-W. Ho, A.E. Ruehli, and P.A. Prennan, "The modified nodal approach to network analysis," *IEEE Trans. Circuits Syst.*, vol. 22, no. 6, pp. 504–509, June 1975.
- [40] G. O. Martens and K. Meerkötter, "On N-port adaptors for wave digital filters with application to a bridged-tee filter," in *Proc. IEEE Int. Symp. Circuits Syst.*, Munich, Germany, 1976.
- [41] L.O. Chua, Computer-Aided Analysis of Electronic Circuits, Prentice-Hall, 1975.
- [42] S.-P. Chan, Introductory Topological Analysis of Electrical Networks, Holt, Rinehart and Winston, Inc., New York, NY, 1969.