

Title	Improvement of carrier ballisticity in junctionless nanowire transistors
Author(s)	Akhavan, Nima Dehdashti; Ferain, Isabelle; Razavi, Pedram; Yu, Ran; Colinge, Jean-Pierre
Publication date	2011
Original citation	Akhavan, N. D., Ferain, I., Razavi, P., Yu, R. and Colinge, J.-P. (2011) 'Improvement of carrier ballisticity in junctionless nanowire transistors', Applied Physics Letters, 98(10), pp. 103510. doi: 10.1063/1.3559625
Type of publication	Article (peer-reviewed)
Link to publisher's version	http://aip.scitation.org/doi/abs/10.1063/1.3559625 http://dx.doi.org/10.1063/1.3559625 Access to the full text of the published version may require a subscription.
Rights	© 2011 American Institute of Physics. This article may be downloaded for personal use only. Any other use requires prior permission of the author and AIP Publishing. The following article appeared in Akhavan, N. D., Ferain, I., Razavi, P., Yu, R. and Colinge, J.-P. (2011) 'Improvement of carrier ballisticity in junctionless nanowire transistors', Applied Physics Letters, 98(10), pp. 103510 and may be found at http://aip.scitation.org/doi/abs/10.1063/1.3559625
Item downloaded from	http://hdl.handle.net/10468/4325

Downloaded on 2018-08-23T18:50:51Z

Improvement of carrier ballisticity in junctionless nanowire transistors

Nima Dehdashti Akhavan, Isabelle Ferain, Pedram Razavi, Ran Yu, and Jean-Pierre Colinge

Citation: *Appl. Phys. Lett.* **98**, 103510 (2011); doi: 10.1063/1.3559625

View online: <http://dx.doi.org/10.1063/1.3559625>

View Table of Contents: <http://aip.scitation.org/toc/apl/98/10>

Published by the [American Institute of Physics](#)

Articles you may be interested in

[Mobility improvement in nanowire junctionless transistors by uniaxial strain](#)

Applied Physics Letters **97**, 042114 (2010); 10.1063/1.3474608

[Reduced electric field in junctionless transistors](#)

Applied Physics Letters **96**, 073510 (2010); 10.1063/1.3299014

[Simulation of junctionless Si nanowire transistors with 3 nm gate length](#)

Applied Physics Letters **97**, 062105 (2010); 10.1063/1.3478012

[Junctionless multigate field-effect transistor](#)

Applied Physics Letters **94**, 053511 (2009); 10.1063/1.3079411

[Bipolar effects in unipolar junctionless transistors](#)

Applied Physics Letters **101**, 093507 (2012); 10.1063/1.4748909

[Low subthreshold slope in junctionless multigate transistors](#)

Applied Physics Letters **96**, 102106 (2010); 10.1063/1.3358131



CiSE magazine is
an innovative blend.

COMPUTING ENGINEERING SCIENCE

computing
SCIENCE ENGINEERING
EXPLORING OUR
SOLAR SYSTEM

Improvement of carrier ballisticity in junctionless nanowire transistors

Nima Dehdashti Akhavan,^{a)} Isabelle Ferain, Pedram Razavi, Ran Yu, and Jean-Pierre Colinge

Tyndall National Institute, University College Cork, Lee Maltings, Cork, Ireland

(Received 12 January 2011; accepted 4 February 2011; published online 10 March 2011)

In this work we show that junctionless nanowire transistor (JNT) exhibits lower degree of ballisticity in subthreshold and higher ballisticity above threshold compare to conventional inversion-mode transistors, according to quantum mechanical simulations. The lower degradation of the ballisticity above threshold region gives the JNT near-ballistic transport performance and hence a high current drive. On the other hand, lower ballisticity in subthreshold region helps reducing the off-current and improves the subthreshold slope. A three-dimensional quantum mechanical device simulator based on the nonequilibrium Green's function formalism in the uncoupled mode-space approach has been developed to extract the physical parameters of the devices. © 2011 American Institute of Physics. [doi:10.1063/1.3559625]

Thin-film silicon-on-insulator and multigate nanowire transistor structures are considered as a strong contender for the upcoming generation of ultrascaled transistors with gate length in the decananometer regime. The recently proposed junctionless nanowire transistor (JNT) exhibits excellent electrostatic control of the gate over the channel region, which strongly reduces short-channel effects.¹⁻⁴ However, at the nanometer scale regime the gate length becomes comparable to the mean free path of the carriers and electron-phonon interaction mechanisms (acoustic and optical phonons) can considerably reduce the drain current and hence degrade device performance (i.e., the mobility, subthreshold slope (SS), and current drive can be affected).⁵⁻⁷ Several articles discussing the influence of electron-phonon scattering in silicon nanowires, using either a semiclassical approach based on Boltzmann equation or a quantum mechanical approaches based on the Schrödinger equation, the density matrix, the Wigner function, or Green's function can be found in the literature⁷⁻¹¹ but no solution has been proposed to minimize the degradation of device characteristics caused by electron-phonon interactions. Here, we show that the JNT architecture improves device performance in the presence of electron-phonon scattering by suppressing the effect of electron-phonon interaction in above threshold and enhancing electron-phonon interaction in the subthreshold region. These effects yield a higher current drive and a lower off-current than inversion-mode (IM) devices.

In a JNT device doping concentration in the channel is equal to that in the source and drain regions. Unlike in IM and accumulation-mode devices the current flows in a neutral (undepleted) channel in the center of the device, and not in surface channels. Classical simulations and experiments show that these types of devices have excellent electrical characteristics such as low drain induced barrier lowering effect, excellent short-channel SS and low leakage currents at high temperature.¹²⁻¹⁶ The output characteristics of both conventional (N⁺-P-N⁺) and junctionless (N⁺-N⁺-N⁺) devices were simulated using a three-dimensional quantum simulator solver based on the well-established nonequilibrium Green function (NEGF) formalism in the mode-space

approach. Electron-phonon interaction is handled by the self-consistent Born approximation method. In next section we briefly discuss the simulation method and device design.

A comprehensive description on the use of the NEGF formalism for quantum transport and of the self-consistent Born approximation for handling electron-phonon interactions can be found in the literature.^{7,17-20} It is well established that electron-phonon interactions decrease the drain current (compared to the case ballistic transport) due to back-scattering of injected carriers by the phonons. Among the different electron-phonon scattering mechanisms, the g-type optical phonon interaction is the dominant interaction as far as current reduction is concerned.^{17,18} Hence, we only consider the g-type interaction here and use the same phonon energies and deformation potential parameters as in Ref. 18.

In this study, two n-channel devices with a gate-all-around structure and a rectangular cross section are used for comparison. The IM device has a p-type channel doping concentration of 10¹⁸ cm⁻³ and the JNT has an n-type doping concentration of 10¹⁹ cm⁻³. Both devices have a gate length of 20 nm and 10-nm-long source drain extension. In order to compare the performance of JNT and IM devices in the presence of electron-phonon scattering we introduce the "degree of ballisticity," which is defined as ratio of current in the presence of scattering to the ballistic current. In order to make a reasonable comparison between the two type of devices, the output characteristic (i.e., I_{DS}-V_{GS} curve) has been shifted to obtain the same off-current of I_{DS}=10⁻¹³ for both transistors.

Figure 1 shows the degree of ballisticity for silicon nanowire transistors with a cross section of 9×9 nm², 7×7 nm², or 5×5 nm². As one can see the degree of ballisticity in the JNT above threshold increases with the device cross section and is higher than in the IM device. The higher degree of ballisticity in the JNTs can be explained as follows. As the gate voltage V_{GS} is increased above threshold, the depletion region in the channel region decreases in size and the transistor behaves as a resistor with uniform doping and carrier concentration and, hence, with a smooth potential profile without any source/channel junction potential barrier. As a result, there is no reflection of carriers at the source-channel junction; all the carriers injected in the channel reach

^{a)}Electronic mail: nima.dehdashti@tyndall.ie.




FIG. 1. (Color online) Degree of ballisticity in JNT and IM nanowire transistors with different cross section. The JNT has a higher (lower) degree of ballisticity than the IM device below (above) threshold.

to the drain side (except those backscattered by phonon scattering), resulting in high on-current and a high degree of ballisticity. This behavior is different from what happens in IM transistors where increasing V_{GS} above threshold creates an inversion charge and as a result, a source/channel “junction” potential barrier. This potential barrier enhances the backscattering of injected carriers by optical phonons. Figure 2 shows the potential profile in a JNT and an IM transistor for $V_{GS}=V_{TH}+0.3$ V. As can be seen, there is no source/channel junction potential barrier in the JNT due to uniform doping of that structure.

Figure 1 also implies that in the presence of electron–phonon scattering the JNT has a lower degree of ballisticity than the IM transistor in the subthreshold region. This behavior results in a stronger reduction in the off current in the JNT than in the IM device, which in turn yields a higher, SS, in the JNT. In order to explain the difference in behavior between JNT and IM devices, the degree of ballisticity for IM nanowire transistors with the same doping concentration but with different cross sections has been plotted in Fig. 3. One can see that reducing the nanowire cross section decreases the degree of ballisticity. Figure 4 shows plots of the electron density profile in the middle of the channel (at a distance $x=L_g/2$ from the source) for both JNT and IM devices below threshold ($V_{GS}=V_{TH}-0.3$ V). One can see that in the junctionless device carriers are “squeezed” in the middle of the channel whereas in IM device carriers spread




FIG. 2. (Color online) First subband profile for a JNT and an IM transistor at $V_G=V_{TH}+0.3$ V. Note the absence of a potential barrier at the source–channel “junction” in the JNT.

out through the whole cross section. In the subthreshold region, however, the JNT behave like an IM transistor with a small cross section and hence exhibits lower ballisticity.

The relationship between the enhancement of electron–phonon scattering and the reduction in effective nanowire cross-section has been extensively discussed by K. Uchida.²¹ In this paper the authors have shown that the increase in electron–phonon scattering is the only mechanism responsible for degradation of the mobility in thin-body silicon MOSFETs, which corroborates our observation on improved performance of JNTs in the subthreshold region.

Three-dimensional quantum simulations are used to investigate the effect of electron–phonon interaction on the performance of JNTs and IM silicon nanowire transistors. In the presence of optical phonons, the JNT shows improved performance through reduced phonon scattering above threshold and increased phonon scattering below threshold, which gives JNTs a higher on/off current ratio than conventional IM transistors. This unique behavior arises from the “squeezing” of carriers in the center of the channel region in subthreshold operation and the absence of a source–channel potential barrier above threshold.

This work is supported by the Science Foundation Ireland under Grant No. 05/IN/I888: Advanced Scalable Silicon-on-Insulator Devices for Beyond-End-of-Roadmap




FIG. 3. (Color online) Degree of ballisticity in IM device as a function of silicon nanowire cross-section in the on-state and the off-state. Reducing the nanowire cross-section increases the effect of electron–phonon interaction leading to lower degree of ballisticity.




FIG. 4. (Color online) Electron density in the subthreshold regime ($V_G = V_{TH} - 0.3$ V) for JL and IM devices plotted at $x = L_g/2$. For $t_{si} = W_{si} = 5$ nm the “ 5×5 ” JNT and the “ 5×5 ” IM device have almost the same electron distribution profile. However, for $t_{si} = W_{si} = 9$ nm the carriers of the “ 9×9 ” JNT are more squeezed in the center of the channel region than in the 9×9 IM device which. As a result the JNT has a smaller effective cross section in subthreshold region than the IM device.

Semiconductors. This work has also been enabled by the Programme for Research in Third-Level Institutions. This work was supported in part by the European Community (EC) Seventh Framework Program through the Networks of Excellence NANOSIL and EUROSIO+ under Contract Nos. 216171 and 216373.

¹N. Singh, A. Agarwal, L. K. Bera, T. Y. Liow, R. Yang, S. C. Rustagi, C. H. Tung, R. Kumar, G. Q. Lo, N. Balasubramanian, and D. L. Kwong, *IEEE Electron Device Lett.* **27**, 383 (2006).

²J. P. Colinge, *Romanian Journal of Information Science and Technology* **11**(1), 3 (2008).

³J. Appenzeller, J. Knoch, M. I. Bjork, H. Riel, H. Schmid, and W. Riess, *IEEE Trans. Electron Devices* **55**, 2827 (2008).

⁴R. Huang, H. M. Wu, J. F. Kang, D. Y. Xiao, X. L. Shi, X. An, Y. Tian, R. S. Wang, L. L. Zhang, X. Zhang, and Y. Wang, *Sci. China Ser. F, Inf. Sci.* **52**, 1491 (2009).

⁵J. Wang, E. Polizzi, and M. Lundstrom, *J. Appl. Phys.* **96**, 2192 (2004).

⁶N. Dehdashti Akhavan, A. Afzaljan, C. W. Lee, R. Yan, I. Ferain, P. Razavi, R. Yu, G. Fagas, and J. P. Colinge, *J. Appl. Phys.* **108**, 034510 (2010).

⁷S. Jin, Y. J. Park, and H. S. Min, *J. Appl. Phys.* **99**, 123719 (2006).

⁸S. Barraud, *J. Appl. Phys.* **106**, 063714 (2009).

⁹E. Gnani, A. Gnudi, S. Reggiani, and G. Baccarani, *IEEE Trans. Electron Devices* **55**, 2918 (2008).

¹⁰M. J. Gilbert, R. Akis, and D. K. Ferry, *J. Appl. Phys.* **98**, 094303 (2005).

¹¹M. Lenzi, P. Palestri, E. Gnani, S. Reggiani, A. Gnudi, D. Esseni, L. Selmi, and G. Baccarani, *IEEE Trans. Electron Devices* **55**, 2086 (2008).

¹²J. P. Colinge, C. W. Lee, A. Afzaljan, N. Dehdashti Akhavan, R. Yan, I. Ferain, P. Razavi, B. O'Neill, A. Blake, M. White, A. M. Kelleher, B. McCarthy, and R. Murphy, *Nat. Nanotechnol.* **5**, 225 (2010).

¹³C. W. Lee, A. N. Nazarov, I. Ferain, N. Dehdashti Akhavan, R. Yan, P. Razavi, R. Yu, R. T. Doria, and J. P. Colinge, *Appl. Phys. Lett.* **96**, 102106 (2010).

¹⁴J. P. Colinge, C. W. Lee, I. Ferain, N. Dehdashti Akhavan, R. Yan, P. Razavi, R. Yu, A. N. Nazarov, and R. T. Doria, *Appl. Phys. Lett.* **96**, 073510 (2010).

¹⁵C. W. Lee, I. Ferain, A. Afzaljan, R. Yan, N. Dehdashti Akhavan, P. Razavi, and J. P. Colinge, *Solid-State Electron.* **54**, 97 (2010).

¹⁶C. W. Lee, A. Afzaljan, N. Dehdashti Akhavan, R. Yan, I. Ferain, and J. P. Colinge, *Appl. Phys. Lett.* **94**, 053511 (2009).

¹⁷N. Dehdashti Akhavan, A. Kranti, I. Ferain, C. W. Lee, Y. Ran, P. Razavi, R. Yu, and J. R. Colinge, *14th International Workshop on Computational Electronics (IWCE)* (IEEE, Pisa, Italy, 2010), pp. 1–4.

¹⁸A. Svizhenko and M. P. Anantram, *IEEE Trans. Electron Devices* **50**, 1459 (2003).

¹⁹M. Pourfath, H. Kosina, and S. Selberherr, *Math. Comput. Simul.* **79**, 1051 (2008).

²⁰N. Dehdashti Akhavan, A. Afzaljan, I. Ferain, A. Kranti, C. W. Lee, Y. Ran, P. Razavi, R. Yu, and J. R. Colinge, *IEEE Trans. Electron Devices* **58**, 26 (2011).

²¹K. Uchida, J. Koga, and S. Takagib, *J. Appl. Phys.* **102**, 074510 (2007).