

Title	Characterization of a junctionless diode
Author(s)	Yu, Ran; Ferain, Isabelle; Akhavan, Nima Dehdashti; Razavi, Pedram; Duffy, Ray; Colinge, Jean-Pierre
Publication date	2011
Original citation	Yu, R., Ferain, I., Akhavan, N. D., Razavi, P., Duffy, R. and Colinge, J P. (2011) 'Characterization of a junctionless diode', Applied Physics Letters, 99(1), pp. 013502. doi: 10.1063/1.3608150
Type of publication	Article (peer-reviewed)
Link to publisher's version	http://aip.scitation.org/doi/abs/10.1063/1.3608150 http://dx.doi.org/10.1063/1.3608150 Access to the full text of the published version may require a subscription.
Rights	© 2011 American Institute of Physics.This article may be downloaded for personal use only. Any other use requires prior permission of the author and AIP Publishing. The following article appeared in Yu, R., Ferain, I., Akhavan, N. D., Razavi, P., Duffy, R. and Colinge, JP. (2011) 'Characterization of a junctionless diode', Applied Physics Letters, 99(1), pp. 013502 and may be found at http://aip.scitation.org/doi/abs/10.1063/1.3608150
Item downloaded from	http://hdl.handle.net/10468/4318

Downloaded on 2018-08-23T18:47:29Z



University College Cork, Ireland Coláiste na hOllscoile Corcaigh

## Characterization of a junctionless diode

Ran Yu, Isabelle Ferain, Nima Dehdashti Akhavan, Pedram Razavi, Ray Duffy, and Jean-Pierre Colinge

Citation: Appl. Phys. Lett. **99**, 013502 (2011); doi: 10.1063/1.3608150 View online: http://dx.doi.org/10.1063/1.3608150 View Table of Contents: http://aip.scitation.org/toc/apl/99/1 Published by the American Institute of Physics

## Articles you may be interested in

Junctionless multigate field-effect transistor Applied Physics Letters **94**, 053511 (2009); 10.1063/1.3079411

The zero temperature coefficient in junctionless nanowire transistors Applied Physics Letters **101**, 062101 (2012); 10.1063/1.4744965

Random telegraph-signal noise in junctionless transistors Applied Physics Letters **98**, 092111 (2011); 10.1063/1.3557505

Improvement of carrier ballisticity in junctionless nanowire transistors Applied Physics Letters **98**, 103510 (2011); 10.1063/1.3559625

Mobility improvement in nanowire junctionless transistors by uniaxial strain Applied Physics Letters **97**, 042114 (2010); 10.1063/1.3474608

Reduced electric field in junctionless transistors Applied Physics Letters **96**, 073510 (2010); 10.1063/1.3299014



## Characterization of a junctionless diode

Ran Yu,<sup>a)</sup> Isabelle Ferain, Nima Dehdashti Akhavan, Pedram Razavi, Ray Duffy, and Jean-Pierre Colinge

Tyndall National Institute, University College Cork, Lee Maltings, Prospect Row, Cork, Ireland

(Received 23 May 2011; accepted 14 June 2011; published online 5 July 2011)

A diode has been realised using a silicon junctionless (JL) transistor. The device contains neither PN junction nor Schottky junction. The device is measured at different temperatures. The characteristics of the JL diode are essentially identical to those of a regular PN junction diode. The JL diode has an on/off current ratio of  $10^8$ , an ideality factor of 1.09, and a reverse leakage current of  $1 \times 10^{-14}$  A at room temperature. The mechanism of the leakage current is discussed using the activation energy ( $E_A$ ). The turn-on voltage of the device can be tuned by JL transistor threshold voltage. © 2011 American Institute of Physics. [doi:10.1063/1.3608150]

The junctionless (JL) metal-oxide-semiconductor fieldeffect transistor (MOSFET) has been recently introduced and is a promising candidate for end-of-roadmap complementary metal-oxide-semiconductor (CMOS) circuit fabrication.<sup>1,2</sup> In a JL transistor, the doping concentration is constant through the source, and channel and drain are doped. Typical doping concentration is in the range of few  $10^{19}$  cm<sup>-3</sup>. The device can be turned off by the gate through inducing full depletion of the carriers in the highly doped channel region. A positive threshold voltage can be obtained for n-channel MOSFET devices by using a gate material with a large workfunction, such as P+ polycrystalline silicon or platinum. The threshold voltage can be further tuned by modifying the printed width of the nanowire.<sup>3,4</sup> The electrical properties of JL transistor have been reported in several publications.<sup>5–9</sup> However, the operation of the device in the diode configuration has not been reported yet. The diode configuration setup is commonly used in circuit designs.<sup>10</sup>

The JL diode is obtained by shorting the gate and drain electrodes of a JL transistor [Fig. 1(a)]. The JL transistor used here has a gate length of 1  $\mu$ m and a cross section of approximately 10 nm × 10 nm. The n-type JL transistor has a uniform doping concentration of  $1 \times 10^{19}$  cm<sup>-3</sup> in the source, drain, and channel regions [Fig. 1(b)]. The gate oxide thickness is 7 nm. The performance of the diode is measured by Cascade thermal probe station and Agilent B1500 semiconductor parameter analyzer.

Figure 2 shows the experimental  $I(V_A)$  characteristics of the JL diode in the dark [Fig. 2(a)] and under microscope light illumination [Fig. 2(b)], where  $V_A$  is the applied voltage on the JL diode. In Fig. 2(a), the dark current of the JL diode is lower than  $10^{-14}$  A and an on/off current ratio of  $10^8$  is observed at 20 °C. When the temperature is increased, the dark current increases and is attributed to the increase of intrinsic carrier concentration but remains low compared to the dark current of silicon on insulator diodes based on MOSFETs with junctions.<sup>10</sup> When under illumination, in Fig. 2(b), the current under reverse bias increases due to the photogeneration of electron-hole pairs. Under forward bias, the slope of the log( $I(V_A)$ ) curves decreases as temperature is increased, which is commonly observed in regular PN junction diodes.<sup>11</sup> In our device, this is caused by the increase of subthreshold slope of the JL transistor with temperature.

The electrical characteristics of the JL diode are substantially similar to those of a regular PN junction diode. However, the physics involved is quite different. In a PN junction, the forward current results from the recombination of electrons injected in the P-type region and the recombination of holes injected in the N-type region. In the JL diode, the current is formed by the drift/diffusion of majority carriers (electrons) in the channel region, where the electron concentration varies exponentially with the gate bias. In a classical PN junction diode, generation/recombination mechanisms in the transition region are the main source of reverse current; they also degrade (decrease) the slope of the log( $I(V_A)$ ) curve in forward bias operation.<sup>12</sup> The total current in the diode can be expressed by a single relationship that encompasses both diffusion current and generation/recombination:

$$I = I_S \left[ \exp\left(\frac{qV_A}{nkT}\right) - 1 \right],\tag{1}$$

where  $I_s$  is the reverse saturation current, *n* is the ideality factor, *q* is the charge of electron, *k* is Boltzmann's constant,



FIG. 1. (Color online) (a) Schematic representation for the JL transistor in diode configuration (circuit symbol). (b) Schematic diagram of the structure of a JL diode.

<sup>&</sup>lt;sup>a)</sup>Electronic mail: ran.yu@tyndall.ie.



FIG. 2. (Color online)  $I(V_A)$  characteristics of the JL diode in linear and log scale (a) in the dark and (b) under illumination at temperatures ranging from 20 °C to 200 °C.

and *T* is the temperature in kelvin (K). The value of the ideality factor varies between 1 and 2. It is equal to 1 in the case of a pure diffusion current and to 2 in the case where the current is entirely dominated by recombination/generation mechanisms in the transition region. In the JL diode, these generation/recombination mechanisms take place in the fully depleted channel region instead. We extracted the ideality factor of JL diodes from their  $I(V_A)$  curves, using the following expression derived from Eq. (1) under forward biasing conditions:

$$n = \frac{dV_A}{d(\ln(I))} \times \frac{q}{kT}.$$
(2)

Figure 3(a) shows the values of *n* of the JL diode at temperature ranging from 20 °C to 200 °C. An ideality factor close to 1 (n = 1.1) is observed for all temperatures. For a decade change in current, ideally the  $V_A$  varies by the factor  $\Delta V_A = ln10kT/q$ .  $\Delta V_A$  is linearly increased as temperature arises. The measured  $\Delta V_A/dec$  values match the theoretical calculation.  $\Delta V_A/dec$  values derive from having a subthreshold slope close to  $\frac{kT}{q} \ln(10)$  measured in JL transistors over the same range of temperatures and have neglectable degradation when using diode configuration.<sup>7,13</sup>

In CMOS technology, the drain and gate connected transistors present, as a major drawback, high leakage current. However, JL diodes show a significantly reduced leakage current. As leakage current due to band to band tunneling (BBT) and trap-assisted tunneling has strong lateral voltage



FIG. 3. (Color online) (a)  $V_A$  variation for a decade change in current and ideality factor at temperatures ranging from 20 °C to 200 °C. (b) Arrhenius plot of reverse leakage current of the JL diode. (c) On/off current ratio and turn-on voltage of the JL diode at temperatures ranging from 20 °C to 200 °C.

dependence and activation energy  $(E_A)$  close to 0 eV for BBT, which has not been observed in our measurements.<sup>14</sup> We consider two components of the off-state leakage current of JL diodes: current due to thermal generation in the depleted body film  $(I_{gen,dep})$  and current due to diffusion at the edge of neutral body just outside the channel-drain junction  $(I_{diff})$  (Ref. 15):

$$I_{Leakage} = I_{gen,dep} + I_{diff} \tag{3}$$

For the first component, electron-holes pairs are generated in the depleted nanowire and it is temperature-dependent. The generated electrons are swept to the drain and the generated holes are attracted to the source. The current is due to the thermal generation inside the depleted region and given by<sup>15</sup>

$$Igen, dep = \frac{qn_i}{\tau_g}V \tag{4}$$

where  $n_i$  is the intrinsic electron concentration,  $\tau_g$  is the effective generation lifetime inside the depletion region, and V is the volume of the depletion region. The temperature dependence behaviour of the leakage current is related to the temperature dependence of  $n_i$  which is proportional to  $\exp(-E_g/2kT)$ , where  $E_g$  is the band gap of silicon. Thus  $I_{gen,dep}$  is proportional to  $\exp(-E_g/2kT)$ , and the  $E_A$  expected to be 0.56 eV. The second current component is due to diffusion at the edge of neutral body film just outside of the depletion region in the channel-drain junction. This current is usually called diffusion current and expressed as<sup>15</sup>

$$I_{diff} = q \sqrt{\frac{D_n}{\tau_n}} \frac{n_i^2}{N_d} \left( \exp\left(\frac{q(\varphi_s - V_D)}{kT}\right) - 1 \right) A, \quad (5)$$

where  $D_n$  is the electron diffusion coefficient,  $\tau_n$  is the electron lifetime inside the depletion region,  $V_D$  is the applied voltage at drain,  $\varphi_S$  is the surface potential in the depletion region close to drain, and A is the area of the channel-drain junction. The diffusion current in JL diode is approximately proportional to  $n_i^2$ . Thus,  $I_{diff}$  is proportional to  $\exp(-E_g/kT)$ , and  $E_A$  expected to be 1.12 eV. Figure 3(b) shows the activation energy extracted from the average of reverse leakage current curves measured in the dark ( $V_A = -0.5$  V to -0.1V).  $E_A = 0.765$  eV indicates that the leakage currents are mainly dominated by thermal generation current in depletion region. The diffusion component of the leakage current makes  $E_A > E_g/2$ . It is also noted that  $I_{diff}$  is also increased by  $|\varphi_S - V_D|$  exponentially. As the gate and drain are shorted in the JL diode, drain voltage  $(V_D)$  and gate voltage  $(V_G)$  are identical.  $\phi_S$  changes slower than  $V_G$ ,<sup>11</sup> thus  $|\phi_S - V_D|$  is increased slightly when  $|V_A|$  arises. Thus,  $I_{diff}$  increases slightly when larger reverse voltage applied. This is consistent with the results observed in Fig. 2.

Figure 3(c) shows that the turn-on voltage of the JL diode decreases from 0.73 V to 0.51 V as the temperature is increased from 20 °C to 200 °C. This shift is related to the shift in threshold voltage of the JL nanowire transistor with temperature.<sup>5</sup> Indeed, unlike in regular PN junction diodes, the turn-on voltage of JL diodes is not determined by the band gap but by the threshold voltage of the JL transistor.<sup>16</sup> Lower turn-on voltage can readily be achieved by tuning the cross-sectional dimensions of the nanowire or the gate material. The on and off currents are extracted at  $V_A = 1$  V and -0.5 V, respectively. The on/off current ratios degrade with temperature, due to the exponential increase of the leakage currents and smaller current change under forward bias.

In conclusion, we observe that a JL nanowire transistor connected in the diode configuration presents characteristics similar to those of a regular PN junction diode. An ideality factor close to unity is observed in the temperature range 20 °C to 200 °C. Leakage currents due to thermal generation and diffusion is evident as  $E_A = 0.765$  eV. The diode turn-on voltage can be tuned by varying the threshold voltage of the junctionless transistor.

This work was supported by the Science Foundation Ireland Grants Nos. 05/IN/I888, 09/SIRG/I1623, and 10/IN.1/ I2992, the European project SQWIRE under Grant Agreement No. 257111, and the European Community (EC) Seventh Framework Program through the Network of Excellence Nano-TEC under Contract No. 257964. This work has also been enabled by the Programme for Research in Third-Level Institutions.

- <sup>2</sup>J. P. Colinge, C.-W. Lee, A. Afzalian, N. Dehdashti Akhavan, R. Yan, I. Ferain, P. Razavi, B. O'Neill, A. Blake, M. White, A.-M. Kelleher, B. McCarthy, and R. Murphy, Nat. Nanotechnol. **15**, 1 (2010).
- <sup>3</sup>J. P. Colinge, C.-W. Lee, I. Ferain, N. D. Akhavan, R. Yan, P. Razavi, R. Yu, A. N. Nazarov, and R. T. Doria, Appl. Phys. Lett. **96**, 073510 (2010).
- <sup>4</sup>A. Kranti, R. Yan, C.-W. Lee, I. Ferain, R. Yu, N. D. Akhavan, P. Razavi, and J. P. Colinge, in *Proceedings of the ESSDERC Conference* (2010), pp. 357–360.
- <sup>5</sup>C. W. Lee, A. Borne, I. Ferain, A. Afzalian, R. Yan, N. D. Akhavan, P. Razavi, and J. P. Colinge, IEEE Trans. Electron Devices **57**, 620 (2010).
- <sup>6</sup>A. N. Nazarov, I. Ferain, N. D. Akhavan, P. Razavi, R. Yu, and J. P. Colinge, Appl. Phys. Lett. **98**, 092111 (2011).
- <sup>7</sup>R. T. Doria, M. A. Pavanello, R. D. Trevisoli, M. de Souza, C. W. Lee, I. Ferain, N. D. Akhavan, R. Yan, P. Razavi, R. Yu, A. Kranti, and J. P. Colinge, in *SOI Conference* (2010), pp. 72–73.
- <sup>8</sup>N. D. Akhavan, I. Ferain, P. Razavi, R. Yu, and J. P. Colinge, Appl. Phys. Lett. **98**, 103510 (2011).
- <sup>9</sup>A. Kranti, R. Yan, C.-W. Lee, I. Ferain, R. Yu, N. D. Akhavan, P. Razavi, and J. P. Colinge, Electron. Lett. 46, 1491 (2010).
- <sup>10</sup>M. de Souza, B. Rue, D. Flandre, and M. A. Pavanello, ECS Trans. 35, 325 (2011).
- <sup>11</sup>S. M. Sze, Semiconductor Devices Physics and Technology (Wiley, New York, 2001).
- <sup>12</sup>D. K. Schroder, Semiconductor Material and Device Characterization (Wiley, New Jersey, 2006), pp. 185–188.
- <sup>13</sup>J. P. Colinge, C. W. Lee, N. D. Akhavan, R. Yan, I. Ferain, P. Razavi, A. Kranti, and R. Yu, *Semiconductor-On-Insulators Material for Nanoelectronics Applications, Engineering Materials*, edited by A. N. Nazarov, J. P. Colinge, F. Balestra, J. P. Raskin, F. Gamiz, and V. S. Lysenko (Springer, New York, 2011), pp. 187–200.
- <sup>14</sup>R. Duffy, A. Heringa, V. C. Venezia, J. Loo, M. A. Verheijen, M. J. P. Hopstaken, K. van der Tak, M. de Potter, J. C. Hooker, P. Meunier-Beillard, and R. Delhougne, Solid-State Electron. 54, 243 (2010).
- <sup>15</sup>D.-S. Jeon and D. E. Burk, IEEE Trans. Electron Devices **38**, 2101 (1991).
- <sup>16</sup>S. Ueno, H. Furuta, Y. Okumura, T. Eimori, and Y. Inoue, Tech. Dig. -Int. Electron Device Meet. 2002, 449.

<sup>&</sup>lt;sup>1</sup>C. W. Lee, A. Afzalian, N. Dehdashti Akhavan, R. Yan, I. Ferain, and J. P. Colinge, Appl. Phys. Lett. 94, 053511 (2009).