

## Characterization of Strontium Oxide Layers on Silicon for CMOS High-K Gate Stack Scaling

John Bruley<sup>1</sup>, Martin M. Frank<sup>1</sup>, Chiara Marchiori<sup>2</sup>, Jean Fompeyrine<sup>2</sup>, and Vijay Narayanan<sup>1</sup>

<sup>1</sup>IBM T.J. Watson Research Center, 1101 Kitchawan Road, Yorktown Heights, NY 10598

<sup>2</sup>IBM Research – Zurich, Säumerstrasse 4, CH-8803 Rüschlikon, Switzerland

High dielectric constant films have started to replace thin silicon oxynitride insulating layers in gates of MOSFET devices. Gate-stacks are commonly comprised of a TiN metal-gate electrode, a HfO<sub>2</sub> high-K dielectric and a very thin lower-K interfacial SiO<sub>2</sub> or SiO(N) layer on Si and deliver equivalent oxide thicknesses of ~10Å. For high-performance logic technology, the International Technology Roadmap for Semiconductors indicated an EOT of 5.5 Å will be needed for bulk planar transistors with metal gate electrodes manufactured in 2014 [1]. It has been recently demonstrated that further scaling with the Hf-based dielectric can be achieved by replacing the SiO(N) interfacial layer with a thin high-permittivity strontium oxide (SrO) film [2]. In a low-temperature gate-last process equivalent oxide thickness (EOT) of 5 Å is measured, with competitive leakage current and interface trap density. Additionally the Sr-induced negative flatband voltage shift is suitable for n-channel transistors.

The HfO<sub>2</sub>/SrO/Si(100) MOS capacitors were fabricated in a TiN gate-last process with a maximum process temperature of 400°C (forming gas anneal, FGA). Gate dielectrics were grown by ultra-high-vacuum molecular beam deposition (MBD) of epitaxial SrO followed by 20 Å HfO<sub>2</sub> as described in detail in [2,4]. After air transfer, TiN gate electrodes were formed. TEM analysis was carried out using a FEI F20 TEM/STEM and a TITAN Cs probe-corrected STEM. It is proposed that epitaxial SrO growth, such as is commonly used in the epitaxial growth of perovskites on Si(100) [3], passivates the Si surface and prevents deleterious SiO<sub>x</sub> formation [2]. Oxidation conditions were optimized using X-ray photoemission spectroscopy (data not shown) to ensure minimal SiO<sub>2</sub>, strontium silicide, and hafnium silicide as well as stoichiometric HfO<sub>2</sub>.

A high-angle annular dark field scanning transmission electron microscopy (STEM) micrograph taken at 1Å resolution of the TiN/HfO<sub>2</sub>/SrO/p-Si gate stack after device processing is shown in Fig. 1a. A distinct layer having a lower average atomic mass than that of HfO<sub>2</sub> is visible between the HfO<sub>2</sub> and the atomically flat Si channel, with a thickness of ca. 0.3–0.5 nm. This layer is thinner than typically observed after inadvertent Si surface oxidation during HfO<sub>2</sub> deposition. Line-profiles extracted from EDX spectral-line data confirms that the interface layer is Sr rich (fig 2a). The absence of a bright plane row of dots above the flat Si (100) surface indicates that this SrO rich-layer is amorphous with no epitaxial Sr (fig 1b). The EELS and EDX line-profile shows further that there is HfO<sub>2</sub>-SrO intermixing (fig 2a & b). In addition the presence of Si in the interface layer is shown in the profile the Si L23 edge by EELS (fig 3). We note that all profiles recorded resulted in some visible damage after the scan even for low doses and is the cause for the extended O profile into the Si substrate (fig 2b) rather than there being O within the Si channel.

The deposition of the SrO is found to provide an equivalent thickness benefit of more than 3 Å. This interlayer scaling is due to the elimination of the SiO<sub>2</sub> layer and the formation of the higher K Sr<sub>x</sub>Si<sub>y</sub>O<sub>z</sub>. It is suggested that the disruption of the epitaxial Sr layer is due to the intermixing of SrO

and HfO<sub>2</sub> and the interfacial Sr<sub>x</sub>Si<sub>y</sub>O<sub>z</sub> formation and occurs either during the HfO<sub>2</sub> deposition or the FGA.

References

[1] International Technology Roadmap for Semiconductors, 2010 Update (www.itrs.net) (2010).

[2] C. Marchiori, et al, Appl. Phys. Lett. 98 (2011) 052908.

[3] R. A. McKee, F. J. Walker, M. F. Chisholm, Phys. Rev. Lett. 81 (1998) 3014.

[4] G. J. Norga, et al, Appl. Phys. Lett. 87 (2005) 262905.

[5] Christoph Mitterbauer of FEI is gratefully acknowledged for Cs corrected STEM image taken on the TITAN microscope.

[6] This work was performed by the Research Alliance Teams at various IBM Research and Development facilities




FIG. 1a. HAADF image of pSi/SrO/HfO<sub>2</sub>/TiN stack after 400C anneal. Shows atomically abrupt Si interfacial layer




FIG 1b. Close-up of interface layers indicates the interface layer is disordered.

FIG. 3 (right) EELS profile indicating Si is present as a SrSiO<sub>x</sub> interface layer




FIG.2. a) EDX profile and b) EELS indicates Sr rich interface layer and Sr interdiffusion into HfO<sub>2</sub> layer. O is detected into Si channel due to radiation induced damage

