

学校编码: 10384
学 号: 23120090153689

分类号_____密级_____
UDC_____

厦 门 大 学

博 士 学 位 论 文

嵌入式系统的编译器设计及其
关键技术研究

Research on Compiler Design and its Key Technologies for
Embedded Systems

陈 本 彬

指导教师姓名: 郭东辉教授
专业名称: 电路与系统
论文提交日期: 2015年3月
论文答辩时间: 2015年5月
学位授予日期:

答辩委员会主席: _____
评 阅 人: _____

2015年 月

厦门大学博硕士学位论文摘要库

厦门大学学位论文原创性声明

本人呈交的学位论文是本人在导师指导下，独立完成的研究成果。本人在论文写作中参考其他个人或集体已经发表的研究成果，均在文中以适当方式明确标明，并符合法律规范和《厦门大学研究生学术活动规范（试行）》。

另外，该学位论文为()课题(组)的研究成果，获得()课题(组)经费或实验室的资助，在()实验室完成。(请在以上括号内填写课题或课题组负责人或实验室名称，未有此项声明内容的，可以不作特别声明。)

声明人(签名):

年 月 日

厦门大学博硕士学位论文摘要库

厦门大学学位论文著作权使用声明

本人同意厦门大学根据《中华人民共和国学位条例暂行实施办法》等规定保留和使用此学位论文，并向主管部门或其指定机构送交学位论文（包括纸质版和电子版），允许学位论文进入厦门大学图书馆及其数据库被查阅、借阅。本人同意厦门大学将学位论文加入全国博士、硕士学位论文共建单位数据库进行检索，将学位论文的标题和摘要汇编出版，采用影印、缩印或者其它方式合理复制学位论文。

本学位论文属于：

()1. 经厦门大学保密委员会审查核定的保密学位论文，
于 年 月 日解密，解密后适用上述授权。

()2. 不保密，适用上述授权。

(请在以上相应括号内打“√”或填上相应内容。保密学位论文应是已经厦门大学保密委员会审定过的学位论文，未经厦门大学保密委员会审定的学位论文均为公开学位论文。此声明栏不填写的，默认为公开学位论文，均适用上述授权。)

声明人（签名）：

年 月 日

厦门大学博硕士学位论文摘要库

摘 要

嵌入式系统处理器通常采用特定的指令集,其体系架构不具有通用性,因此,嵌入式系统的编译器开发无法满足不同嵌入式系统的软件开发需求,即使是通过移植方法来开发相应的嵌入式系统的编译器,也面临着可重定向方案设计等难题。针对嵌入式编译器的重定向难题,嵌入式系统对开发效率及高质量目标代码等多方面的需求,本论文就专用指令集嵌入式处理器(ASIPs)的编译器重定向、基于Cache的编译器优化及嵌入式多核静态调度等方面的理论和实践进行研究。

在对编译器的原理及理论基础进行介绍后,本论文首先针对ASIPs特点分析研究编译器可重定向及移植问题;接着给出能够实现编译器静态预测的方法,提高Cache复用率,解决“存储墙”瓶颈问题;最后针对嵌入式多核编译静态调度的负载不均衡问题,提出有效的静态调度方案。本论文的创新点主要体现在:

(1) 提出针对ASIPs的重定向编译器的扩展方法。针对一款具有不规则架构且硬件资源有限的嵌入式8位微处理器及其扩展的标准ANSI C编程语言,以GCC编译器为基础,进行编译器前端的标识符扩展与语法树属性合并,和编译器后端目标描述文件(MD)与处理器硬件资源的差异性定义,设计出一套可重定向的编译器。

(2) 提出基于Markov模型的节点频率预测方法。通过程序控制流图(CFG)构建的Markov模型,分析程序的特性,结合传统编译器静态启发式分支预测和基于Markov程序参数可调的预测方法,通过编译器静态的混合预测,更加精确的预测分支概率,计算程序节点频率(NF),以提高嵌入式Cache的利用率。

(3) 提出一种基于评估函数的OpenMP静态编译调度方案。通过对多核调度、任务划分和负载均衡等问题的描述,基于对并行循环的划分定义及负载函数的映射模型,提出一种基于静态评估函数的调度方法,以解决编译器静态调度的负载不均衡问题,提高嵌入式程序的并行效率。

最后,实践开发了一套针对专用指令集系列商用SoCs的C语言HCC编译器,并集成相应编译器到本地集成开发环境(IDE)及实验室的WEB-EDA平台上。HCC编译器已经投入市场,通过覆盖率等测试反馈,验证其编译稳定高效。

关键字: 嵌入式编译器; ASIPs; 节点频率预测; 任务调度

厦门大学博硕士学位论文摘要库

ABSTRACT

There are different system architectures, specific instruction sets and tailored peripheral controllers in embedded System on Chips (SoCs). Because of the architectures versatility in embedded SoCs, the compiler development based on embedded system can't satisfy all the requirements for all the embedded processors. These result in the lack of embedded compiler and the difficulty of compiler transplantation and compiler maintenance in embedded system. For improving the generated codes quality and performance, this thesis discusses the retargetable compiler based on embedded Application-Specific Instruction-set Processors (ASIPs), the compiler optimization based on embedded Cache and the static scheduling of embedded multicore compiler, etc. These studies and practices could guide the quick porting of retargeting compiler especially for ASIPs and meet the performance requirements of embedded system.

After introducing the basic knowledge of the compiler and the latest research theories, this paper discusses special characteristics of ASIPs and the transplant and retargeting methods for ASIP with compiler extension firstly. And then, the "storage wall" bottleneck of Cache is described and an effective method to improve the accuracy of the compiler static prediction is proposed. Finally, based on the introduction of multi-core embedded processors, the compiler static scheduling scheme with load balance is put forward to adapt the parallel application of OpenMP. The innovation points of this paper are mainly embodied in follow:

- (1) The High-performance C Compiler (HCC) and its specific extension and implementation for ASIPs is proposed. HCC compiler is a language C compiler based on the retargetable GCC compiler. Because of the specialized architectures, the compiler extension methods are proposed in HCC compiler to quickly implement a compiler for ASIPs. We extend the identifier and attribute with Abstract Syntax Tree (AST) for language-specific programming syntax of the compiler front-end, which is

the syntax of the extension standard ANSI C. And then, the machine-dependent classification of assembly generation for the specific embedded SoCs is designed and implemented. After finishing MD (Machine Description) of the compiler back-end, the HCC compiler is completed by retargeting GCC compiler for ASIPs.

(2) For improving the average accessing time of memory subsystem by raising the cache hit rate, the Nodes Frequencies (NF) prediction techniques of compiler-assisted Markov Parameters Tuning (MPT) are proposed for codes relocation. Different with the traditional scheme that provide the Fixed Heuristics Branch Probability (FHBP) to calculate NF for various kinds of programs, the Markov-based heuristics algorithm combining FHBP and MPT is adopted for improving program NF prediction to take advantage of the Markov probability matrix which is modeled from the Control Flow Graph (CFG) of function. It can get the prediction of branch probabilities more precision for compiler to improve codes relocation that is very useful to raise the cache hit rate.

(3) This paper proposes the a new static scheduling scheme based on evaluation function. The scheduling, load balancing, and scheduling overhead are described with formal methods, and based on definition of loops and the mapping of the corresponding load functions, a new static scheduling scheme of multi-core compiler based on evaluation function is put forward in order to solve the load imbalance problem. This new static scheduling improves the parallel efficiency of the embedded application, especially for multimedia application with a lot of loops.

Finally, we have developed a retargetable HCC C language compiler and the Integrated Development Environment (IDE) based on the hardware of a series for commercial specific instruction set SoCs and the open sources GCC. The compiler is also integrated into the WEB-EDA platform of our laboratory. According to the crossing contrasts and tests, conclusion can be drawn that the proposed compiler has excellent improvement of the generated assembly codes. The compiler has already put on the market.

Key words: Embedded Compiler; ASIPs; Node Frequencies Prediction; Scheduling

目 录

第一章 绪论	1
1.1 引言	1
1.2 嵌入式系统编译器现状	2
1.3 关键技术及其研究进展	6
1.3.1 重定向编译器移植	6
1.3.2 Cache 编译优化技术	8
1.3.3 并行编译与调度技术	11
1.4 主要研究内容及其章节安排	14
1.4.1 主要研究内容	14
1.4.2 章节安排	15
第二章 相关基础知识	16
2.1 编译器基础	16
2.1.1 嵌入式处理器	16
2.1.2 编译器介绍	17
2.1.3 GCC 编译器	23
2.2 模型与定义	29
2.2.1 控制流图模型	29
2.2.2 正则表达式和文法	30
2.2.3 随机 Markov 链	31
2.2.4 支配与关系定义	33
2.3 Cache 及编译优化	34
2.3.1 Cache 及其映射方式	34
2.3.2 基于 Cache 的编译优化	35
2.3.3 静态分支预测	36
2.4 多核编程模型与编译技术	37
2.4.1 并行程序设计模型	37
2.4.2 程序编译的符号分析方法	38
2.4.3 OpenMP 编译技术	40
2.5 本章小结	42
第三章 基于 ASIPs 的可重定向编译器设计	43
3.1 引言	43

3.2 处理器模型和 HCC 原理	44
3.2.1 处理器模型.....	44
3.2.2 HCC 编译器实现原理.....	45
3.3 HCC 前端语法树扩展	50
3.3.1 标识符扩展.....	51
3.3.2 变量控制与 SFR.....	52
3.3.3 Pragma 和函数控制.....	53
3.4 基于处理器后端分类	56
3.4.1 处理器相关模块添加.....	56
3.4.2 基于存储分类的 MD 实现.....	59
3.4.3 特殊属性后端实现.....	61
3.5 实验结果与分析	63
3.6 本章小结	66
第四章 基于 Markov 模型的节点频率预测方法	67
4.1 引言	67
4.2 Cache 管理和重定位	68
4.2.1 多级存储管理与 Cache.....	68
4.2.2 映射和代码重定位.....	70
4.3 控制流程图和 NF	72
4.3.1 控制流图和边概率.....	72
4.3.2 NF 计算与概率矩阵.....	73
4.4 Markov 稳定态与 MPT	76
4.4.1 稳定态与 MPT.....	76
4.4.2 混合的可控预测.....	80
4.5 MPT 仿真与评估	82
4.5.1 频率稳定过程评估.....	83
4.5.2 边概率改变及其影响.....	85
4.5.3 Profile 结果与比较分析.....	87
4.6 本章小结	90
第五章 基于任务静态分配的多核编译调度方法	91
5.1 引言	91
5.2 编译及其过程描述	92
5.2.1 编译器形式描述.....	92
5.2.2 基于符号分析的优化编译.....	95
5.3 多核任务分配与调度策略	96

5.3.1 编译器并行调度问题.....	96
5.3.2 任务分配的数学描述.....	99
5.3.3 带评估函数的任务静态分配.....	102
5.4 实验结果及其分析	108
5.4.1 实验运行环境.....	108
5.4.2 验证结果与分析.....	108
5.5 本章小结.....	112
第六章 嵌入式编译器与集成开发环境	113
6.1 编译环境和工具链	113
6.1.1 Windows 下运行 MinGW	114
6.1.2 Binutil 和 GCC	117
6.1.3 HCC 平台总体框图.....	118
6.2 HCC 编译过程	119
6.2.1 Autoconf&Automake	120
6.2.2 HCC 编译和安装.....	121
6.2.3 HCC 程序编译.....	123
6.3 编译器与 IDE 接口讨论.....	125
6.3.1 IDE 传递编译器参数	125
6.3.2 编译器传递 IDE 信息	127
6.4 集成开发环境与 WEB-EDA.....	129
6.4.1 本地集成开发环境.....	129
6.4.2 WEB-EDA 开发环境	132
6.4.3 编译器功能测试.....	135
6.5 本章小结.....	136
第七章 工作总结及今后的研究方向	137
7.1 工作总结.....	137
7.2 今后的研究方向	138
参考文献	140
读博士期间发表的论文.....	150
读博士期间参与的课题项目	152
致 谢	153

厦门大学博硕士学位论文摘要库

TABLE of CONTENTS

1	Introduction.....	1
1.1	Motivation.....	1
1.2	Compiler Status of Embedded Systems.....	2
1.3	Review of Key Techniques.....	6
1.3.1	Transplanting of Retargetable Compiler	6
1.3.2	Technology of Compiler Cache Optimization.....	8
1.3.3	Parallel Compiler and Scheduling Algorithm.....	11
1.4	Main Contents and Arrangement of this Thesis.....	14
1.4.1	Main Contents	14
1.4.2	Arrangement of this Thesis	15
2	Preliminaries	16
2.1	Knowledge of Compiler	16
2.1.1	Embedded Processors.....	16
2.1.2	Introduction of Compiler	17
2.1.3	GCC Compiler.....	23
2.2	Model and the Definition.....	29
2.2.1	Control Flow Graph Model	29
2.2.2	Regular Expression and Grammar.....	30
2.2.3	Stochastic Markov Chain	31
2.2.4	Defination of Dominance and relationship.....	33
2.3	Cache and the Compiler Optimization	34
2.3.1	Cache and Cache Mapping.....	34
2.3.2	Compiler Optimization based on Cache.....	35
2.3.3	Static Branch Prediction.....	36
2.4	Multi-core Programming Model and OpenMP.....	37
2.4.1	Parallel Programming Model	37
2.4.2	Symbolic Analysis for Compiler	38
2.4.3	OpenMP Compilation Technology	40
2.5	Section Conclusion.....	42
3	Design of Retargetable Compiler based on ASIPs.....	43
3.1	Introduction	43

3.2 Processors Model and HCC Compiler Principles.....	44
3.2.1 Model of Processors	44
3.2.2 Implementation Principles of HCC Compiler	45
3.3 Extension of the HCC Frontend Syntax Tree	50
3.3.1 Identifier Extension	51
3.3.2 Variable Control and SFR.....	52
3.3.3 Control Function with Pragma	53
3.4 Backend Classification based on the Processors.....	56
3.4.1 Increase Related Module for Processors	56
3.4.2 MD Realization based on Memory Classification.....	59
3.4.3 Backend Implementation for Special Attributes.....	61
3.5 Experimental Results and Analysis.....	63
3.6 Section Conclusion.....	66
4 Node Frequencies Prediction Method based on Markov Model ..	67
4.1 Introduction	67
4.2 Cache Management and Relocation.....	68
4.2.1 Hierarchical Storage Management	68
4.2.2 Cache Mapping and Codes Relocation.....	70
4.3 Program Control Flow Graph and NF.....	72
4.3.1 Control Flow Graph and Edge Probabilities	72
4.3.2 NF Calculation and Probabilities Matrix.....	73
4.4 Markov Stable State and MPT.....	76
4.4.1 Stable State and MPT	76
4.4.2 Hybrid and Controllable Prediction	80
4.5 MPT Simulation and Evaluation.....	82
4.5.1 Assessment of Frequency Stability Process	83
4.5.2 Change of Edge probabilities and its Impacts	85
4.5.3 Profile Result and Comparative Analysis.....	87
4.6 Section Conclusion.....	90
5 Scheduling Method of Compiler Static Tasks Allocation	91
5.1 Introduction	91
5.2 Description of Compiled Processes.....	92
5.2.1 Formalization Description of Compiler.....	92
5.2.2 Optimizing Compilation based on Symbolic Analysis.....	95
5.3 Multicore Task Allocation and Scheduling Strategy	96

Degree papers are in the “[Xiamen University Electronic Theses and Dissertations Database](#)”.

Fulltexts are available in the following ways:

1. If your library is a CALIS member libraries, please log on <http://etd.calis.edu.cn/> and submit requests online, or consult the interlibrary loan department in your library.
2. For users of non-CALIS member libraries, please mail to etd@xmu.edu.cn for delivery details.