# Danalog: Digital Musical Synthesizer

Spring 2017

Evan Lew

Bryan Bellin

Jordan Wong

Vikrant Marathe

## Table of Contents

I. Introduction	Pg. 7
II. Product Design Engineering Requirements	Pg. 8
IV. System Design - Functional Decomposition (Level 1)	Pg. 11
V. Technology Choices and Design Approach Alternatives Considered	Pg. 13
VI. Project Design Description	Pg. 17
VII. Physical Construction and Integration	Pg. 35
VIII. Integrated System Tests and Results	Pg. 39
IX. Conclusions	Pg. 48
A. Analysis of Senior Project Design	Pg. 51
B. Parts List and Costs	Pg. 56
C. Project Schedule - Time Estimates & Actuals	Pg. 58
D. PC Board Layout (if applicable)	Pg. 60
E. Program Listings (for software/firmware)	Pg. 74

## List of Tables and Figures

#### Tables

Table 6.1: PCB layout points of interest	Pg. 26
Table 8.1: Design versus Product Performance	Pg. 48

## Figures

Figure 2.1: Level 0 Blackbox Diagram	Pg. 9
Figure 4.1: Level 1 block diagram of system	Pg. 12
Figure 5.1: Allocation of rotary switches, encoders, potentiometers	Pg. 16
Figure 6.1: MIDI specification circuit reference	Pg. 17
Figure 6.2: MIDI circuit schematic (left) and layout (right)	Pg. 18
Figure 6.3: Typical diode connected keyboard matrix circuit topology	Pg. 18
Figure 6.4: Spreadsheet of k25m pinout	Pg. 19
Figure 6.5: Keyboard multiplexer circuit	Pg. 19
Figure 6.6: Encoder pulse relationships	Pg. 21
Figure 6.7: Encoder circuit	Pg. 21
Figure 6.8: Potentiometer circuit	Pg. 22
Figure 6.9: Pin assignment spreadsheet for the Arduino mega	Pg. 23
Figure 6.10: Top level schematic showing circuit sub-blocks	Pg. 24
Figure 6.11: PCB layout without traces or copper fill	Pg. 25
Figure 6.12: Front panel design	Pg. 28
Figure 6.13: Chassis design	Pg. 28
Figure 6.14: 3D model with KiCad PCB included for dimensions checking	Pg. 29
Figure 6.15: Prusa i3v 3D printer	Pg. 30
Figure 6.16: General software architecture	Pg. 32
Figure 7.1: Overview of internal device construction and organization	Pg. 35

Figure 7.2a: Diode connected keyboard multiplexer layout	Pg. 36
Figure 7.2b: Rotary switches and buttons multiplexer layout	Pg. 36
Figure 7.3: Both LCD displays connected to the main PCB via wires	Pg. 37
Figure 7.4: 3D model of the chassis	Pg. 38
Figure 7.5: Chassis with internal hardware	Pg. 38
Figure 8.1: MIDI receiver circuit	Pg. 39
Figure 8.2: Breadboard realization of the figure 8.1	Pg. 40
Figure 8.3: MIDI pattern inside of Logic Pro X	Pg. 40
Figure 8.4: MIDI signal interpreted by the Saleae Logic analysis software	Pg. 41
Figure 8.5: Keyboard multiplexer circuit	Pg. 42
Figure 8.6: SPI level shifter test setup	Pg. 43
Figure 8.7: SPI level shifter circuit schematic	Pg. 44
Figure 8.8: TXB0106 level shifter propagating signals from one voltage domain to the other	Pg. 44
Figure 8.9. FM synthesis minimum latency test	Pg. 45
Figure 8.10. Signal to Noise Ratio Test	Pg. 46

## Acknowledgements

Without the help of Cathy Wicks at TI who generously donated 4 ezDSP c5535 development boards to our team we would not have been able to make as much progress as we did.

Without the help of Dr. Wayne Pilkington, our advisor, our project would have never made it off the ground.

## Acknowledgements

Without the help of Cathy Wicks at TI who generously donated 4 ezDSP c5535 development boards to our team we would not have been able to make as much progress as we did.

Without the help of Dr. Wayne Pilkington, our advisor, our project would have never made it off the ground.

## Abstract

The Danalog is a 25 key portable digital music synthesizer that uses multiple synthesis methods and effects to generate sounds. Sound varieties included three synthesis methods including FM, subtractive, and sample-based, with up to eight adjustable parameters, at least four effects, including reverb, chorus, and flange, with five adjustable parameters, and at least two note polyphony, and a five band equalizer. The user would be able to adjust these effects using digital encoders and potentiometers and view the settings on two LCD screens.

The final project was unable to meet the original design requirements. The FM synthesis method was primarily working in the end product. The synthesizer was built to produce three note polyphony. The LCD screen displayed the information about the synthesis method as the user plays.

## I. Introduction

The purpose of this project was to create a portable, inexpensive digital music synthesizer for amateur musicians. The intended customer base consists of young, amateur musicians who don't have a big budget for a more expensive music synthesizer.

The market requirements for this product are as follows:

- The Danalog Synthesizer will be inexpensive at less than \$200
- The design will be sleek and lightweight to promote portability
- There will be up to eight adjustable synthesis parameters
- There will be up to five adjustable effects parameters
- Five band equalizer

Our intended customer is an amateur musician seeking an inexpensive digital synthesizer to create a wide array of user-defined sounds.

Several other companies have their own digital synthesizers equipped with numerous features. The Danalog's main competitors would be the Yamaha Reface, Korg Minilogue, Roland Boutique, and Arturia MicroBrute. The lowest price of these is the Arturia MicroBrute at \$299 which the Danalog has beat by \$100. The Danalog digital synthesizer is also smaller than the other competitor's options.

## II. Product Design Engineering Requirements

Functional and Feature Requirements

- The Danalog Synthesizer will produce notes over a 2 octave range via Frequency Modulation Synthesis, with two note polyphony.
- The chassis will be made from lightweight plastic that is easy to carry and hold.
- All components, peripherals, and circuit boards are industry standard and well supported.
- The encoders, potentiometers, and switches will be strategically placed in a manner that follows the logical path of the signal from generation, to equalizing, to modulating.
- The processing will be split among two IC's: The ATmega2560 for peripheral information, and the TMS320C5535 for Digital Signal Processing.

#### **Performance Specifications**

- Low latency (<3ms delay) production of notes
- Instant visual feedback (<3ms) on pressed note
- Internal rechargeable battery of 5 hour life
- Able to run on 5V 500mA USB power
- Low noise audio outputs. 90dBc S/N with +4dBu max output

#### Level 0 Blackbox Diagram



Figure 2.1: Level 0 Blackbox Diagram

#### **User Input**

All of the user inputs are translated into 8-bit signals, handled by the ATMega2560 microcontroller. This includes MIDI protocol, potentiometer positions, encoder rotation direction, switch and button positions (via mux), for a total of 30 bytes. All of them are traced to an Arduino Mega development board on a PCB where the ATMega chip resides.

#### 5V Power Supply

The synthesizer is powered via 5V 500mA USB power or a 5 volt battery. There is a level shifter as well, because the Arduino Mega board runs on 5V while the TMS320C5535 runs on 3.3V.

#### **MIDI** Input

An optional external MIDI input is available too, which will override the bytes sent by the in-built keyboard.

#### **User Interface**

The user can control the type of synthesis (FM, Subtractive, Sample), and shift octaves on the keys using the rotary switches. With the encoders, the user can control the ADSR envelope of the audio wave, select the digital effects that will be utilized, and control their parameters. For example, for the reverb effect, the user may be able to control the delay time (10-200 samples) between each reverberation as well as the attenuation constant (0.1-0.99). The potentiometers

are used to control the audio equalizer, by setting the gains (-12dB - +12dB) at specific frequencies to attenuate and boost certain frequency ranges. There are also potentiometers used to modulate a user-defined parameter, bend the master pitch, and control the master volume.

The two LCD screens provide visual feedback for the user. The left one lets the user know the type of synthesis and the ADSR envelope settings, and the gains of the equalizer. The right screen displays the type of audio effect in use along with its respective parameters and their settings.

## IV. System Design - Functional Decomposition (Level 1)

The system can be broken down as shown in figure 4.1. The operation of the system can be generalized as:

- 1. The user interacts with the device
  - a. Presses a key on keyboard
  - b. Sends a MIDI event
  - c. Changes a parameter on the front panel
- 2. The ATmega reads in information from the user
- 3. The C5535 requests an update on the status of the system
- 4. The ATmega responds with the latest information on key presses, parameter changes and MIDI information
- 5. The C5535 generates a waveform based on the state of the system
- 6. The sound is enjoyed by the listener



Figure 4.1: Level 1 block diagram of system

# V. Technology Choices and Design Approach Alternatives Considered

#### **DSP Selection**

To build our music synthesizer we needed to select a proper digital signal processor. We ruled out a standard microcontroller early on because of the intensive math we would need to be doing. To figure out the computational requirements of our synthesizer we modeled our code in MATLAB and counted the number to mathematical operations need to generate one sample of audio. We made a couple of assumptions to simplify our estimation:

- 1. The sampling rate of our system would be 48kHz
- 2. The DSP would be able to complete a mathematical operation in one cycle

Using the following rough estimation we could guess the amount of processing speed needed to generate sound:

$$ClockFrequency = F_s \times \frac{operations}{sample}$$

Using my FM synthesis algorithm as a base case we estimated we would need a min clock rate of 5MHz based on 48kHz sampling rate and 100 mathematical operations per sample. *In retrospect this was not a good assumption because the processor has to do other operations to manage system resources*.

Since Texas Instruments (TI) is the largest DSP vendor I browsed their selection to see if they had any devices for our application. My criteria were:

- 1. The device must be able to fit in the form factor of our chassis
- 2. The device should be part of a development kit, for easy programming and debugging
- 3. The device must fit into our budget
- 4. The device must satisfy our computational requirements

Luckily TI has a category of evaluation modules called "ezDSP" that satisfy most of our project requirements. We settled on the C5535 ezDSP because of it's price to performance ratio.

#### Arduino Mega (ATMega 2560)

Since the DSP was going to be solely focused on generating audio, it was decided that a separate microcontroller be responsible for interfacing with the user. The jobs the microcontroller would be responsible for are:

- 1. Checking encoders to see if a tick has occurred
- 2. Checking the values of the potentiometers
- 3. Updating the 2 LCD displays to show the current state of the system to the user
- 4. Reading the K25m external keyboard
- 5. Reading MIDI
- 6. Sending the data to the DSP via SPI

Since Jordan and I had positive experiences with the AVR toolset and the ATMega chip series we decided that we would use an AVR to perform the aforementioned set of tasks. We had the option to design the AVR right into our PCB which would have given us a smaller footprint and access to all the pins on the device however we opted to use an Arduino Mega which has an ATMega2560 onboard. The advantage of using a development board over an in house system was that we wouldn't have to design a power system, a programmer or a clock setup. Since no one on the team had much experience designing any of those system we opted for the ready-to-go package. Another added benefit was that if we had trouble writing our code in C we could always fall back on the safety net of the Arduino ecosystem which has tons of examples and a huge user ecosystem.

#### **Circuit Integration**

We had a couple of options for integrating all the circuit into a final product. We could have used a breadboard to connect all the components together however this method likely be very messy and hard to debug nor would it be space efficient nor would it be a realistic packaging method for an off the shelf product. Furthermore we would always run the risk of having something coming loose. The only advantage to using a breadboard would be last minute changes would be possible. Instead of using a breadboard we also considered using a proto-board which would be similar to the breadboard but less configurable but slightly more robust (physically and in terms of electrical signal performance). Using a breadboard would allow us to have a custom solution that would perform well once everything was connected. The disadvantage of using protoboard would be the final product would be messy. A printed circuit board (PCB) would be a clean solution however it would require detailed planning because manufacturing is typically done in bulk and is expensive. Once the board is fabricated rework is difficult so care must be taken to make sure the board works on delivery.

#### Displays

We decided that we wanted to provide visual feedback to the user about the status of the system using character displays. Most LCD character displays require a 8-bit or 4-bit parallel interface to communicate with the LCD. Since we anticipated being IO limited on the ATMega2560 we decided that it would be a worthwhile investment to use serial displays instead of parallel displays. Sparkfun (sparkfun.com) sells a serial display which is simply adds an intermediate processor to convert the incoming serial data to parallel data to send to the displays. An added benefit of using serial displays is we can use the onboard UART peripheral on the ATMega2560 to send the data to the display which frees up the processor to do other tasks.

#### User interface controls

When planning out the user interface of the synthesizer we decided that knobs were the best way for users to input commands and parameters into the device because most of the controls on a typical synthesizer are variable in nature and humans are accustomed to using knobs to adjust variable parameters. Some of the controls control discrete parameters such as synthesis type and octave shift so we decided to use rotary switches which give a noticeable click to signify a change in parameters. Others are more continuous in nature for example envelope attack, reverb decay, and modulation ratio. For those knobs we have the choice of using rotary encoders (which have a digital clicky feeling) and potentiometers (which have a smooth continuous feeling). Figure 5.1 shows how we partitioned the potentiometer controls and encoder controls.



Figure 5.1: Allocation of rotary switches, encoders, potentiometers

Figure 5.1 shows how we allotted knob device type on the synthesizer front panel. Knobs a and c represent synthesis method and octave shift controls both of which are discrete in nature (only 3 synthesis methods proposed on the device so we elected to use rotary switches with predefined detents. Sections b and d are synthesis preset and synthesis parameter controls respectively. Synthesis preset is a discrete control in that only one preset can be selected at a time, which lends itself well to encoders. Synthesis parameters could be controlled by a potentiometer or encoder but since we were limited in analog channels we opts to use encoders. Same logic applies to the effects controls (section f).

#### Keyboard

We wanted the synth to be as interactive as possible. Some hardware synthesizer are only able to receive MIDI information to create sounds and while this was an option for our synthesizer we wanted the user to have a keyboard at the ready to make the experience as intimate as possible. Our team didn't have the design or manufacturing resources to build our own keyboard so we decided to ride on the coattails of others and use a Roland k25m keyboard that was designed to interface with Roland's boutique line of hardware synthesizers.

## VI. Project Design Description

#### Hardware

#### MIDI

We wanted our synthesizer to be a flexible hardware synth which meant not only being able to receive input from an onboard keyboard but also from a MIDI source. The first step to being able to process MIDI input is to have a MIDI port on the device. This port is a 5 pin DIN connector. MIDI is a serial protocol that operates with 5V signaling. Figure 6.1 shows the standard MIDI reference design.





Copyright 1985 MIDI Manufacturers Association

Figure 6.1: MIDI specification circuit reference

For simplicities sake we elected to only have a MIDI input. Using the reference design as a guide we designed the circuit and layout shown figure 6.2



Figure 6.2: MIDI circuit schematic (left) and layout (right)

The circuit shown in figure 6.2 connects to the UART peripheral on the ATMega2560.

#### Diode connected keyboard

The Roland k25m has a 16 pin connection. When we first received the keyboard there was no documentation about the communication protocol. Based on our knowledge of how keyboards are traditionally connected we assumed that the k25m was connected in the typical diode connected fashion. Figure 6.3 shows how the topology of a standard diode connected keyboard matrix.



Figure 6.3: Typical diode connected keyboard matrix circuit topology

Knowing that we had the 16 pin connector most likely contained the pinout for the the rows and the columns we began to test which key corresponded to what row-column intersection. We created the spreadsheet in figure 6.4 to track all the combinations.

Connector Pin		1	2	3	4	5	6	7	8
		NO	N1	N2	N3	N4	N5	N6	N7
16	R0	C0 50	C0 49	G#0 34	G#0 33	E1 18	E1 17	C2 2	C2 1
15	R1	C#0 48	C#0 47	A0 32	A0 31	F1 16	F1 15		
14	R2	D0 46	D0 45	A#0 30	A#0 29	F#1 14	F#1 13		
13	R3	D#0 44	D#0 43	B0 28	B0 27	G1 11	G1 12		
12	R4	E0 42	E0 41	C1 26	C1 25	G#1 10	G#1 9		
11	R5	F0 40	F0 39	C#1 24	C#1 23	A1 8	A1 7		
10	R6	F#0 38	F#0 37	D1 22	D1 21	A#1 6	A#1 5		
9	R7	G0 36	G0 35	D#1 20	D#1 19	B1 4	B1 3		
		second	first	second	first	second	first	second	first

Figure 6.4: Spreadsheet of k25m pinout

Since the ATMega has limited IO we decided to use multiplexers to driver the rows and columns of the keyboard matrix. Figure 6.5 is the circuit I designed to drive and read the keyboard matrix.



Figure 6.5a: Schematic of keyboard multiplexer circuit



Figure 6.5b: Layout of keyboard multiplexer circuit

#### Encoders

Quadrature encoders operator on the principle of leading and lagging pulse phase. Each quadrature encoder has to output signal lines. In our circuit topology each line is pulled high by the internal pullup on the ATMega. When the encoder is turned it momentarily pulls the line low, this corresponds to on "tick" or detent in the encoder. To determine the direction of rotation of the encoder the microprocessor has to determine which pulse arrived first. Knowing the order in which the pulses occurred corresponds to the direction of rotation. Figure 6.6 illustrates how encoder pulse order relates to the direction of encoder motion.



Figure 6.6: Encoder pulse relationships

The circuit I designed to capture the encoder pulse is shown in figure 6.7. The circuit was designed to be as simple as possible to minimize the amount of miniature components for hand soldering. The capacitor size was selected to minimize the contact bounce (when the mechanical components inside the encoder physically bounce creating multiple closely spaced phantom edges).



Figure 6.7: Encoder circuit

Since there are 19 encoders on the board, this subcircuit is repeated 19 times connected to different IO ports on the ATMega.

#### Potentiometer

The 5-band equalizer uses potentiometers to give the user a smooth continuous feeling as they turn the knob. The potentiometers also have a detent in the center to tactilely alert the user that they are at 0dB. The circuit for monitoring the position of the potentiometer (figure 6.8) is very simple.



Figure 6.8: Potentiometer circuit

In figure 6.8 the signal labeled *eq\_high* goes directly to the ADC peripheral on the ATMega.

#### Serial displays

The serial displays were simple to configure, just one signal going from the ATMega UART peripheral to the display via a cable connector.

#### **Schematic Design**

The first step to integrating all of the subcircuits into a single design was figuring out how all the pins would connect to ATMega, since the ATMega would be functioning as the central controller. To assign pins I created a spreadsheet that contained all the pins exposed by the Arduino Mega breakout board. I began to assign pins based on what devices we had decided we wanted on the device. Since I had a general idea what pin requirements those devices would need I was able to allocate pins for them. Using a spreadsheet to keep track of pin

assignments allowed me to make sure that I was over assigning pins and to keep an eye out for how much free IO we would have. Figure 6.9 shows a section of the Arudino Mega pin assignment spreadsheet.

	A	В	С	D	E	F
1	Pin Number	Pin Name	Mapped Pin Name	Synth PCB Net	Net name	Notes
2	1	PG5 (OC0B)	Digital pin 4 (PWM)	Synth Mux 0	sm0	
3	2	PE0 (RXD0/PCINT8)	Digital pin 0 (RX0)			No passive loads attached
4	3	PE1 (TXD0)	Digital pin 1 (TX0)			
5	4	PE2 (XCK0/AIN0)				
6	5	PE3 ( OC3A/AIN1 )	Digital pin 5 (PWM)	Synth Preset Encoder A	sprea	
7	6	PE4 ( OC3B/INT4 )	Digital pin 2 (PWM)	Synth Preset Encoder B	spreb	
8	7	PE5 ( OC3C/INT5 )	Digital pin 3 (PWM)	Synth Mux 1	sm1	
9	8	PE6 ( T3/INT6 )				
10	9	PE7 ( CLKO/ICP3/INT7 )				
11	10	VCC	VCC			
12	11	GND	GND			
13	12	PH0 (RXD2)	Digital pin 17 (RX2)	MIDI input	midi-in	
14	13	PH1 (TXD2)	Digital pin 16 (TX2)			
15	14	PH2 (XCK2)				
16	15	PH3 (OC4A)	Digital pin 6 (PWM)	Keyboard Column Mux Select 0	kcs0	
17	16	PH4 (OC4B)	Digital pin 7 (PWM)	Keyboard Column Mux Select 1	kcs1	
18	17	PH5 (OC4C)	Digital pin 8 (PWM)	Keyboard Column Mux Select 2	kcs2	
19	18	PH6 ( OC2B )	Digital pin 9 (PWM)	Keyboard Row demux Select 0	krs0	
20	19	PB0 (SS/PCINT0)	Digital pin 53 (SS)		spiss	
21	20	PB1 (SCK/PCINT1)	Digital pin 52 (SCK)		spiclk	
22	21	PB2 (MOSI/PCINT2)	Digital pin 51 (MOSI)		spimosi	
23	22	PB3 (MISO/PCINT3)	Digital pin 50 (MISO)		spimiso	
24	23	PB4 ( OC2A/PCINT4 )	Digital pin 10 (PWM)	Keyboard Row demux Select 1	krs1	
25	24	PB5 ( OC1A/PCINT5 )	Digital pin 11 (PWM)	Keyboard Row demux Select 2	krs2	
26	25	PB6 ( OC1B/PCINT6 )	Digital pin 12 (PWM)	Keyboard Row demux Output	krout	
27	26	PB7 ( OC0A/OC1C/PCINT7 )	Digital pin 13 (PWM)	Synth Mux 2	sm2	

Figure 6.9: Pin assignment spreadsheet for the Arduino mega

To integrate each of the subcircuits listed above into a single design I used a circuit capture and layout tool called KiCad. KiCad allows the circuit designer to build schematics using hierarchical blocks which allow for clean separation of subcircuits and block level elements. Figure 6.10 shows the top level schematic for the design. Note that there are no actual electrical components or packages exposed at this level of the schematic, these are all tucked away inside the sub-blocks.



Figure 6.10: Top level schematic showing circuit sub-blocks

Filling out the sub-blocks of the schematics was as simple as connecting up the circuits shown in the subcircuits above, making sure that all the components corresponded to a front panel device as designed, and then final making sure all the nets were connected correctly. A large portion of the time I spent working on designing the schematic was dedicated to learning the KiCad EDA toolset, as I had never used any large schematic capture and board layout package before.

#### PCB Layout

Once the schematic was finalized (or at least mostly solidified). I began to layout the printed circuit board. The first thing to do was figure out what the board outline would be since we knew the form factor that chassis and board would have to fit inside of I created a rough outline of the size of the PCB. It was important to have a rough outline because it allowed me to begin laying out circuit components and get a price estimate for manufacturing a small batch of boards.

Since the board outline was not finalized I avoided placing components to close to the edge of the board.

The team had already designed how the front panel should look, so I created 2D design in Autodesk Fusion 360 (see *Mechanical Design* for more info) of the front panel. Autodesk Fusion 360 is able to export a DXF which conveniently KiCad can import into a PCB layout onto a user defined layer. Thus, I exported the 2D drawing of the front panel interface and imported it into KiCad so I could place the components in the correct spot. Figure 6.11 shows the board outline (yellow), the components and the DXF guide (white).



Figure 6.11: PCB layout without traces or copper fill

Next was to start adding traces to connect components (mainly back to the Arduino Mega). Since KiCad doesn't have a built-in auto router I had to manually route all the traces. I became stuck when trying to route all the signal lines for the 19 encoders, so unfortunately I had to go back to the pin assignment spreadsheet and rearrange some of the encoders to make them easier to route. This is generally not great practice to let layout constraints drive schematic design however in this case it was the easiest way for me to resolve this issue. I focused only on connected signal lines and then leaving grounding for a ground fill. Since this board is only 2 layers and I need both layer for routing I won't be able to take advantage of power ground planes so I'll be left with using a ground fill-in to connect nets to ground. Using a fill-in (or a ground plane) is advantageous for many reasons namely: it proves a low impedance path to ground, it provides some shielding and noise reduction and it saves the designer the time of have manually route each ground connection by hand. Table 6 shows close-ups of interesting sections of the final PCB layout. Note that some of the images in Table 6 are shown without the ground fill-in just for ease of viewing the traces



Table 6.1: PCB layout points of interest

High density traces required me to the thin the trace size to 15 mil (0.015 inches). Since these traces aren't carrying power or high frequency signals this was ok.



Even though the ground fill-in was able to connect most ground net on the board together, there was a couple of sections that became "islands" where they were completely walled off from the rest of the ground fill-in. The solution was to use "via stitching" to connect the island ground section to the ground fill-in on the layer opposite side.



This is one of the two audio buffers designed by Bryan Bellin and laid out by me. Note the use of thick traces to have as clean signals as possible.



### Chassis Design

The chassis was designed in Autodesk Fusion 360. The first step as noted earlier was to take the team designed front panel and turn it into a dimensioned sketch, figure 6.12.



Figure 6.12: Front panel design

This front panel was the driving component for the rest of the design. Once the front panel was designed I was able to design the rest of the chassis around. The modules that are designed to find inside of the keyboard have the dimensions 308mm x 130mm x 51mm. Using those dimensions as a guideline I designed the bottom piece of the chassis, figure 6.13.



Figure 6.13: Chassis design

The 3D model generated by KiCad was imported into Autodesk Fusion 360 to check that the model's dimensions we correct most importantly to verify that clearances and cutouts were correctly spaced. The model with the 3D model of the PCB is shown in figure 6.14.



Figure 6.14: 3D model with KiCad PCB included for dimensions checking

Once the board and chassis were checked to make sure they fit together, the chassis was ready to print. 3D printing was done on my home printer, the MakerFarm 8" Prusa i3v, figure 6.15. Black PLA (Polylactic Acid) was used to print the chassis.



Figure 6.15: Prusa i3v 3D printer

#### Software

#### ATMega 2560

The ATMega is a low power RISC processor. It has limited hardware capabilities and therefore all the code written for it is essentially custom for that application since no Real Time Operating Systems (RTOS) exist for low performance chips.

To review, the task that the ATMega needs to perform are:

- 1. Checking encoders to see if a tick has occurred
- 2. Checking the values of the potentiometers
- 3. Updating the 2 LCD displays to show the current state of the system to the user
- 4. Reading the K25m external keyboard
- 5. Reading MIDI
- 6. Sending the data to the DSP via SPI

Timing for these tasks determines how often they need to be run. The time between encoder pulses is on the order 10ms, that means we need to check each encoder at least every 10ms or service the routine that does every 10ms. The potentiometers are absolute references that do not change very quickly therefore they can checked every 100ms. Updating the LCD's needs to reflect the state of the system without too much noticeable latency, conservatively this should be around 10ms. The keyboard and MIDI should be read as fast as possible to keep the audio latency as low as possible. Musicians are sensitive to latency upwards of 10ms. Everything in the chain between the key press and the output sound will add latency so it is important to keep everything as fast as possible. The data send over SPI contains all the information that the ATMega has gathered, including note information. This should be as fast as possible therefore it will be interrupt driven to reduce latency. All other operations (other than SPI) will run in the main loop.

#### C5535

The DSP will have two main jobs: most importantly generating audio and secondly getting the latest system information from the ATMega over SPI. Fortunately the C5535 comes with a chip support library (CSL) developed by Texas Instruments and a real time operating system (RTOS) called DSP/BIOS 5.42. The combination of the CSL and the RTOS allows us to write code at a higher level of abstraction without having to worry about extremely low level chip details. The high level software architecture is shown in figure 6.16.



Figure 6.16: General software architecture

DSP/BIOS takes care of balancing the time spent on servicing the *Generate Audio* task versus servicing the *Get Data*. It is imperative that we do not drop samples so the *Generate Audio* task has a higher priority than the *Get Audio* task.

To make audio generation efficient many steps were taken to minimize the processing power need to generate a sound.

The example code included with the TI C5535 ezDSP starter kit used the simplest method to generate audio: a lookup table of sinusoid points and a main loop that polled the I2S peripheral to see if it was ready to accept a new sample. This method contains few lines of code but it doesn't leave the CPU free to do anything else.

The logical fix to this issue is to use the built-in DMA peripheral. The DMA, short for direct memory access controller, is designed to solve problems like this. It works by offloading the task of transferring data from the CPU to the DMA controller. The DMA has access to the same addressing space as the CPU so in our case we can configure the DMA to look at a specific block of memory and transfer that block of memory to the I2S. The DMA is also configured to generate an interrupt once it is half way through the block of memory, this way the CPU can refill the other half of the block of memory with new samples so the DMA always has new data to send to the I2S. In this implementation we were generating audio inside the ISR.

Generating large amount of samples or doing any large amount of processing inside a hardware interrupt (HWI) is generally not a good idea because when the system is inside a HWI the scheduler cannot interrupt to service another task. The solution is semaphores. A semaphore allows different parts a system to communicate about the status of a resource by posting to and pending on a semaphore. This allows us to generate all the audio samples inside a task (rather than a HWI) which is nicer from a programming paradigm perspective. This also gave us a performance boost.

The compiler also has functionality to further optimize code by performing numerous optimization techniques that are beyond the scope of this project. However we can take advantage of them! Compiling with the *-03* flag allows the compiler to make performance optimizations at the expense of code size. Since our program wasn't pushing the memory footprint of the device this was a worthwhile tradeoff. Furthermore, the *TI C5000 DSP Programming Guide* give advice on how to further optimize C code for speed. For our application we can take advantage of a compiler directive called *MUST\_ITERATE* 

#### #pragma MUST\_ITERATE(I2C\_BUFFER\_SIZE, I2C\_BUFFER\_SIZE)

This allows the compiler to perform more aggressive optimizations knowing that the loop will run exactly I2C\_BUFFER\_SIZE times. Under the hood the compiler maybe unwrapping the loop to get rid of unnecessary branch statements or using efficient hardware loop routines.

We could achieve another performance boost if we were able to use exclusively 16bit integer math, however due to overflow from arithmetic operations 32bit integer math is necessary for our algorithms.

Other simple things can make substantial performance improvements as well. Declaring variables outside the scope that they are going to be cuts of the compiler from performing some optimizations. Using arithmetic shifts can also be faster than regular division in some cases.

#### FM Synthesis

The sound generation technique that I implemented is known as frequency modulation synthesis. In its most basic form frequency modulation consists of two oscillators: a carrier and a modulator. The carrier frequency is modulated by the modulating wave, resulting in a waveform that changes frequency very rapidly. Depending the modulation ratio (the ratio of the modulator frequency to the carrier frequency) and the modulation depth (how much the modulator affects the carrier wave) the resulting waveform can contain many rich harmonics. Since we are using a fixed point processor with limited computational bandwidth we pregenerated all the sinusoid math so during runtime the sine calculation was reduced to a simple lookup.

To make the sounds generated by the FM synthesis engine sound dynamic and organic I added ADSR envelopes to both oscillators. An ADSR (Attack Decay Sustain Release) envelope gives the user the ability control to amplitude of the oscillator output with respect to time . This is especially powerful with FM synthesis because by changing the amplitude of the modulating waveform you can change the harmonic content of the final waveform with respect to time. Many cool effects can be created by experimenting the the envelopes.

## VII. Physical Construction and Integration

Physically the Danalog synthesizer consists of

- 1. Main PCB: The PCB connects all the devices together and functions mechanically to hold all the components neatly in place inside the enclosure.
- Arduino Mega: The Arudino Mega functions to interface with all the user input controls. It communicates all the fundamental information to the C5535 via a SPI communication bus
- 3. TI ezDSP C5535: This device is responsible for interpreting the information sent by the Arduino and generating sound.
- 4. 3D printed chassis: Encloses all components

The PCB functions as the harness for all the front panel interface controls, which consist of rotary quadrature encoders, rotary potentiometers, linear potentiometers, and rotary switches. The organization of the user interface was decided by the team during the initial planning phase. All interconnections on the PCB were made to accommodate the initial user interface design.



#### Figure 7.1: Overview of internal device construction and organization

Each device is routed to pins on the Arduino Mega board. Since the amount of IO needed was slightly more than the Arduino Mega provided we used multiplexers between the diode
connected matrix keyboard (figure 7.2a) and between the rotary switches and front panel buttons (figure 7.2b)



Figure 7.2a: Diode connected keyboard multiplexer layout



Figure 7.2b: Rotary switches and buttons multiplexer layout

The device also has two displays for outputting information about the state of the synthesis engine and the state of the effects processor. The displays were purchased from sparkfun as separate units not soldered to the the main circuit board. These displays were used because of their simple serial interface which allowed us to use a hardware UART to communicate with the display



Figure 7.3: Both LCD displays connected to the main PCB via wires

Since the both the Arduino Mega and TI ezDSP both can be driven by 5 volts USB power there was no need to design any sort of power system. Additionally since the devices are low power, as USB devices usually are, there is no need for any form of heat sinking inside of the enclosure.

The chassis was 3D printed on Evan Lew's home 3D printer. Due to sizing constraints the chassis was printed in two halves and then glued together to form the final chassis. Figure 7.4 shows the 3D model of the chassis and figure 7.5 shows the real life chassis supported by the keyboard.



Figure 7.4: 3D model of the chassis



Figure 7.5: Chassis with internal hardware

# VIIIa. Individual Subsystem Tests and Results

# MIDI

This test was conducted to verify the operation of the MIDI receiving circuitry for the danalog music synthesizer. Figure 1.1 shows the circuit under test. Note that the external connection labeled "midi-in" is connected to UART2 (labeled pin 17) on the Arudino Mega development board. Goals for this test are as follows.

- 1. Verify the MIDI receiver circuit works as designed
- 2. Create proof of concept code to interface with the MIDI receiver
- 3. Obtain metrics for software timing constraints



Figure 8.1: MIDI receiver circuit

Note that "din5-midi" is simply the MIDI connector which only uses two pins. MIDI is isolated so the information is transmitted through the optocoupler (6N137). The circuit was created in a breadboard shown in figure 1.2. D501 was not included as it is a protection diode that is not active during normal operation.



Figure 8.2: Breadboard realization of the figure 1.1

To simulate the circuit a midi interface was connected to a laptop with Logic Pro X. Logic was configured to send a repeating sequence of sequential notes as shown in figure 1.3. An M-AUDIO 1x1 midi interface was used to translate the data into midi format.

	1 13 2	
	USB MS1x1 MIDI Interface 1	
C4		
C3		

Figure 8.3: MIDI pattern inside of Logic Pro X

To verify that the midi sequence was being generated properly, a Saleae Logic 8 to view and interpret the midi signal on the microcontroller side (not the isolated side). Figure 2.4 shows the signal in the Saleae Logic software decoded. The signal was correct.

	+0.1 ms	+0.2	ns	+0.3	ms	+0.4 m	IS	+0.5	ms	Ť	0.6 ms	ŧ.	+0.7 ms		+0.8	3 ms		+0.	.9 ms	i.	
	NoteOn	Channel: 0	[0b 1	001 00	00]	<b>-</b>	Key (	Channel	: 0 [06	001	1 1110	]		Velo	city C	hann	el: 0	[0b (	0101	0000	
			•				•										•		•		
ļ																					

## Figure 8.4: MIDI signal interpreted by the Saleae Logic analysis software

To receive the midi messages on the Arudino Mega, UART2 was configured with the following parameters:

- 31250 baud
- No Parity
- 8 bit word
- 1 stop bit

Once the UART peripheral detects new data an interrupt service routine is called putting the new data into a circular buffer which is read by the main program loop. To view the midi data, the main loop formats and sends a string out of UART0 which is connected to the USB over serial chip so it can be view on a PC. Listed below is the main loop code and the midi reception code.

## Roland k25m Keyboard

To test the Roland k25m keyboard the circuit shown in figure 8.5 was prototyped in a breadboard. Leads were connected from the k25m connector to the breadboard to simulate plugging the keyboard into a physical connector and the Arduino Mega was used to interface with the two multiplexers . Unfortunately no photos were taken of the test setup, but the big picture was very similar to the other test setups.



Figure 8.5: Keyboard multiplexer circuit

The Arudino Mega was programmed to drive the column multiplexer in a step sequence rotating through all possible output pins. For every column that was asserted high each row was checked to see it a voltage was present, if a voltage did in fact exist that would indicate that the key corresponding to that column-row location. To be able detect velocity (the force with which the key was pressed) two switches slightly offset in depth are assigned to each key. This way they get triggered at slightly different times. The less time between switch presses, the harder the key was pressed.

The code must keep track of what state the note is in: off, on or contact (when the first switch has been pressed but the second switch hasn't been pressed yet). A simple struct keeps track of what state the note is in, what the velocity of the note is (if it has been pressed). An 2-dimensional array holds all the structs for safe keeping, the array indices correspond to the column-row position.

During testing there was some trouble with false triggered notes however after some debugging I found that the power and ground connections on row multiplexer were not correctly attached.

### Level Shifter

The level shifter is responsible for bridging the 5V main system with the 3.3V DSP domain. The only communication between the two domain is the SPI bus which should be able to run in the low MHz range. If the level shifter is capable of converting signals in the low MHz range than the systems should be able to reliably communicate. Figure 8.6 shows the breadboard setup with the TXB0106 6 channel bi-directional level shifter in a breakout board.



Figure 8.6: SPI level shifter test setup

The original TXB0106 on the breakout board was soldered poorly and likely was exposed to excessive heat thus it did not perform at all. This was an important lesson for the actual PCB. After soldering another device to a breakout board taking care to not put too much heat into the device the same circuit was configured and ready to test. The circuit was setup in a similar fashion to the way it was outlined in the schematic in figure 8.7.



Figure 8.7: SPI level shifter circuit schematic

Only channel 2 was tested (I assumed that they would all perform the same). The rest were all tied to ground to avoid bus contention issues. To verify that the device was performing to specifications a square wave was applied to the one of the voltage domains to simulate a clock input or a data signal. Then we checked the corresponding pin on the opposite voltage domain side. Figure 8.8 shows an oscilloscope capture showing the signal propagation from one voltage domain to the other.



Figure 8.8: TXB0106 level shifter propagating signals from one voltage domain to the other

The measurement on the right side of figure 8.8 verify that the device is functioning correctly at 1MHz.

# VIIIb. Integrated System Tests and Results

The FM synthesis works. The latency is tested by having the arduino send a pin high when a key is pressed and measuring the delay between that transition and the start of the note being played.



MS0-X 3012A, MY51250143: Tue Aug 11 22:53:13 2015

Figure 8.9. FM synthesis minimum latency test.

It should be noted that latency varied. We found the minimum latency to be 2.64 milliseconds while maximum extended to 5.36 milliseconds. This meets our specifications as it is not noticed

### by the human ear.



MS0-X 3012A, MY51250143: Wed Aug 12 00:30:20 2015

Figure 8.10. Signal to Noise Ratio Test.

The signal to noise ratio can be determined by having a singular tone play and performing an FFT on the signal. As shown above a tone peak appears but along with unintended harmonics. Using cursors the difference between the tone's peak and the noise level is around 45 dBV. This did not meet our original specification as we aimed to have 90 dBV. The output is admittedly a little noisy to the human ear but this could be due to the probes. While connecting the probes the noise became much more apparent with increased volume.

Table 8.1: Design versus Product Performance

	Minimum	Maximum
Signal to Noise Ratio	44 dBV	44 dBV
Latency	2.64 milliseconds	5.36 milliseconds

Summary: The FM synthesis has relatively met our predefined specifications. The output is a bit noisier when probing but sounds fine without. Latency is low enough for the synthesis to be considered in real time.

# IX. Conclusions

Our final product wasn't what we pictured it would be at the beginning or our senior project journey. In retrospect, the original design was very ambitious given our time constraints and collective design experience. However, we did end up with a functioning product that with continued effort could reach our initial design specifications in many aspects.

Our design was successful in the following areas:

- Designed functioning PCB that was fabricated by a 3rd party vendor
- Designed and manufactured a chassis
- Created a FM synthesis engine that responds to user input on a musical keyboard

Our design fell short in the following areas:

- We were not able to create a 5 band equalizer
- We were not able to create an effects section
- We did not completely finish the chassis of the device, namely the front panel and knobs

From a technical standpoint we had two main specifications achieve 90dB of signal to noise and have a key-press latency of less than 3ms.

We failed to meet the 90dB SNR performance specification because we decided during the design phase that we didn't have the expertise to design a full or audiophile DAC so we resorted to using the DAC on the C5535 ezDSP board which saved us engineering effort but caused us to miss our audio output SNR specification. In the end our output SNR was around 40dB which isn't close to our original spec. The resulting audio was not noticeably noisy but certainly not dead quiet. In retrospect the 90dB spec may have been overly aggressive.

The key-press specification was a much more reasonable spec (and arguable more important). We were able to meet this specification with a key-press latency or around 2.5ms.

If we had to start this project over again there would a couple main items that would help us achieve our design specifications.

• Design our own onboard DAC, this would allow us to get a performance boost and be easier from an integration standpoint. Additionally it would be good design experience for the team

 Start programming the DSP much earlier in the design phase. DSP programming happened too late in our project cycle for us to be able to consider alternative software architectures and programming paradigms. If we started DSP programming from the get go we would have hit critical issues sooner and had more time to recover. Since the team was relatively inexperienced in DSP programming this hit us hard.

#### Lessons learned

- 1. *Double check pad sizes.* I had based the pad sizing for the encoders based on the datasheet drawing however the holes I had drilled in the PCB were not wide enough to fit the through hole pins of the encoders. This is an annoying problem with an easy fix.
- 2. Be careful with connectors and clearances. The right angle connector for the ezDSP is very poorly designed because it doesn't allow the ezDSP board to sit against the carrier board without wedging the connector. In our case, partially due to the fact that our surface mount soldering abilities were limited, the connector just broke of the board completely leaving us with an extremely messy rework situation. If we had know that the connector specced for the device had this limitation we could have designed a breadboard to work around the issue.
- 3. *Make sure 3D models are accurate.* The initial 3D print had some clearance issues that were not caught in the initial inspection because the 3D models for the ¼ inch jacks were slightly undersized.
- 4. Don't underestimate software complexity. Self explanatory.
- 5. *Get the team onboard early.* Each team member was writing DSP code independently linking against different libraries, building in different environments, and working in different projects. When it came time to integrate code from different team members code bases the process was messy and at times prevented us from making progress entirely.
- 6. *Pay attention to ERC.* I made the mistake of glossing over the issues raised by the ERC in the schematic capture tool. When the PCB came back I had forgotten to connect three adjacent pins to ground. The mistake was although the wires crossed in the schematic

no junction was present resulting in no ratsnest in the layout tool. The fix was easy (a simple solder bridge) but the potential for problems could have been large.

7. *Verify all your assumptions.* I mistakenly thought the SPI peripheral pinout on the was flipped in slave mode. This is not true. We didn't encounter this issue because we had to do a heavy work-around for the connector but a the potential for disaster was there. A simple check of the datasheet would have avoided this.

# A. Analysis of Senior Project Design

Project Title: Danalog

Student's Names: Evan Lew, Vikrant Marathe, Bryan Bellin, Jordan Wong

Advisor's Name: Wayne PilkingtonAdvisor's Initials:Date: 6/16/17

## Summary of Functional Requirements:

The Danalog produces audio via FM synthesis with two note polyphony. It has a controllable ADSR envelope and phase between the carrier and modulating wave. There is also a digital equalizer to boost/attenuate certain frequency ranges, a master volume/pitch fader, and a modulation wheel that can affect a user defined parameter with ease. Finally, up to two digital effects (reverb, flange, chorus, etc) with adjustable parameters can be applied to the audio signal. All settings are displayed between two LCD screens.

## **Primary Constraints:**

- Given a fixed point DSP chip, we were restricted to fixed point computations, greatly preventing accuracy in calculations which could have been achieved with a floating point processor.
- Using TI's dsplib for optimized fixed point processing created a large detour that unfortunately led to no results. The FFT function for our equalizer required a twiddle factor table to multiply the signals with the factors, but we could not get the the table to be read properly in our program.

## Economic:

Several hundred man-hours were put into product design, subcircuit building/testing, subcircuit integration, and programming the Danalog. A total of \$792.70 was needed to make the project a reality. Several components and peripherals were needed, and a PCB had to be built and printed to connect the peripherals together. The chassis and keys were made from plastic, the PCB was made from fiberglass and copper, and many of the components as well as the development board were made of plastic, fiberglass, and various metals.

The vast majority of costs accrue in prototyping the product, researching and developing, and ordering all the necessary components. With an optimum design established, the cost to build a single Danalog will be significantly reduced, and we are confident we will be able to establish a strong customer base that will buy the product, which will compensate for the costs and eventually lead to a profit at the peak of its sales.

Originally, the project was estimated to cost \$300. At the end, all the materials ended up costing \$469.19. The bill of materials is shown as follows:

Price	Order
\$106.67	K25M Keyboard from Amazon
\$98.29	Sparkfun order (Buttons, LCD Screens, MIDI Connector, Jumper Adapter, Header
\$119.26	Digikey order (Pots, Encoders, Rotary switches, Multiplexers, Diodes, Audio Jacks, Amplifiers)
\$23.98	2 Arduino Megas
\$12.96	DSP connector
\$96.00	PCB
\$3.61	USB adapter
\$8.42	USB cable

The prototype included the purchase of many extra components in case of part failure or damage, therefore the cost would most likely be around \$400, therefore selling at a price of around \$450 would easily create a large profit for our company.

The products would emerge as soon as the first mass shipment of Danalog is complete, which would most likely occur about a year from the completion of the prototype. We expect a long shelf life of about 10 years with no maintenance costs.

Our original estimated development time is as follows:

Winter Quarter 2017										
Week	W1	W2	W3	W4	W5	W6	W7	W8	W9	W10
Month	JAN				FEB				MAR	
Day	9	16	23	30	6	13	20	27	6	13
Design										
Hardware Design										
Hardware Simulation										
Software Design										
Design Review										
Parts Research & Testing										
Select Components										
Research Cost-Effective Components										
Purchase Components										
Microcontroller										
Main Code										
DSP Synthesizer										

# Winter project timeline

Spring Quarter 2017											
Week	W1	W2	W3	W4	W5	W6	W7	W8	W9	W10	W11
Month	APR				MAY					JUNE	
Day	3	10	17	24	1	8	15	22	29	5	12
Microcontroller											
Debug Code											
Ensure Proper Operation											
PCB Fabrication & Layout											
Design & Layout											
Assembly & Testing											
Full System Integration											
Full Breadboard Testing											
System Packaging											
Reports & Presentations											
Senior Project Report											
User Manual											
Demonstration							May 13				
Senior Project Expo										June 2	

Spring project timeline (estimated)

Our actual development time:

Spring Quarter 2017											
Week	W1	W2	W3	W4	W5	W6	W7	W8	W9	W10	W11
Month	APR				MAY					JUNE	
Day	3	10	17	24	1	8	15	22	29	5	12
Microcontroller											
Debug Code											
Ensure Proper Operation											
PCB Fabrication & Layout											
Design & Layout											
Assembly & Testing											
Full System Integration											
Full Breadboard Testing											
System Packaging											
Reports & Presentations											
Senior Project Report											
User Manual											
Demonstration											June 16
Senior Project Expo										June 2	

Once project ends, perhaps we will work to improve on the shortcomings of the prototype in order to meet the expectations of the beginning of the project.

Environmental:

Aside from the raw metal ore and plastics being manufactured to produce this product, there is no significant environmental impact from this product.

# Manufacturability:

Since our PCB was printed by a third party company, it was important to verify the design is correct before sending out an order for the print. Also, the chassis had to be created one half at a time due to fact that we were using a group member's 3D printer.

## Sustainability:

There are not really any issues associated with maintaining the synthesizer. One upgrade that could possibly help is using a floating point digital signal processor in order to use decimal numbers in the C code for the DSP chip, making it easier to program accurate filters for signals.

### Ethical:

None.

## Health and Safety:

One potential concern with safety is the possibility of ear damage due to long exposure to audio by our users, or from accidentally setting the volume too high.

## Social and Political:

This product is intended to mainly impact the amateur music industry, providing music enthusiasts an opportunity to toy with different sounds and experience the Danalog synthesizer.

#### **Development:**

One important technique used for this project is the ping-pong buffer. This was necessary for real time signal generation. Essentially, while the ping buffer was being written to by the audio generator, the pong buffer was being read by the DMA, and vice versa. This prevented any loss of time in outputting the audio signals without losing samples.

# B. Parts List and Costs

Tenew means that accurate price information for volume parts was unavailable
--

Package	Quantity	Designation	Unit cost (@ 1000)	Total
ra49c	3	1-4in_jack	\$2.05	6.15
C_1206_HandSoldering	41	0.22uF	\$0.02	0.74415
R_1206_HandSoldering	6	10k	\$0.01	0.0366
R_1206_HandSoldering	1	220	\$0.01	0.0061
SPST_SW	3	SW_PUSH	\$0.86	2.58
SOIC-24W_7.5x15.4mm_Pitch1.27mm	1	CD74HC4067	\$0.33	0.3296
LCD	1	20x4-lcd	\$26.96	26.96
LCD	1	16x2_lcd	\$22.46	22.46
LED-MATRIX-CONNECTOR	1	led-matrix-kit	\$8.96	8.96
TSSOP-16_4.4x5mm_Pitch0.65mm	1	txb0106	\$0.72	0.72306
MEC1-130-XX-XX-D-RAX-NP-SL	1	EZDSP-P2	\$4.31	4.31
midi	1	din5-midi	\$1.76	1.76
DIP-8_W9.53mm_SMD	1	6N137	\$0.40	0.39502
SOIC-16_3.9x9.9mm_Pitch1.27mm	2	CD74HC4051	\$0.21	0.42024
2X8-SHROUD-CON	1	k25m-connector	\$2.98	2.98
D_SOD-323_HandSoldering	1	IN914	\$0.03	0.02952
BOURNS-PTA3043	1	10k	\$0.74	0.74
C_1206_HandSoldering	7	0.1uF	\$0.02	0.12705
C_1206_HandSoldering	8	220uF	\$0.55	4.38256
R_1206_HandSoldering	8	150k	\$0.01	0.0488
R_1206_HandSoldering	2	100k	\$0.01	0.0122
LOG-PANEL-POT	1	POT_Dual	\$1.00	1
35RAMT2BHNTRX	1	35rasmt2bhntrx	\$0.72	0.715
SOIC-8_3.9x4.9mm_Pitch1.27mm	2	LM833	\$0.17	0.3467
Potentiometer_Bourns_PTV09A-4_Horizont al	5	10k	\$0.46	2.28
C&K-RM1XX	1	rotary_switch	\$1.47	1.4663

C&K-RM1XX	1	rotary_switch5	\$1.47	1.4663
Potentiometer_Bourns_PTV09A-2_Vertical	2	10k	\$0.46	0.912
TT-EN12-HN	19	rotary_quad_en c	\$0.43	8.208
exDSP c5535	1		\$100.00	100
Arduino Mega	1		\$12.00	12
РСВ	1		\$2.76	2.762
Chassis	1		\$20.00	\$20.00

Grand Total 235.3112

# C. Project Schedule - Time Estimates & Actuals

# Our original estimated development time is as follows:

Winter Quarter 2017										
Week	W1	W2	W3	W4	W5	W6	W7	W8	W9	W10
Month	JAN				FEB				MAR	
Day	9	16	23	30	6	13	20	27	6	13
Design										
Hardware Design										
Hardware Simulation										
Software Design										
Design Review										
Parts Research & Testing										
Select Components										
Research Cost-Effective Components										
Purchase Components										
Microcontroller										
Main Code										
DSP Synthesizer										

# Winter project timeline

Spring Quarter 2017											
Week	W1	W2	W3	W4	W5	W6	W7	W8	W9	W10	W11
Month	APR				MAY					JUNE	
Day	3	10	17	24	1	8	15	22	29	5	12
Microcontroller											
Debug Code											
Ensure Proper Operation											
PCB Fabrication & Layout											
Design & Layout											
Assembly & Testing											
Full System Integration											
Full Breadboard Testing											
System Packaging											
Reports & Presentations											
Senior Project Report											
User Manual											
Demonstration							May 13				
Senior Project Expo										June 2	

Spring project timeline (estimated)

Our actual development time is on the next page

# Actual Development Time

Spring Quarter 2017											
Week	W1	W2	W3	W4	W5	W6	W7	W8	W9	W10	W11
Month	APR				MAY					JUNE	
Day	3	10	17	24	1	8	15	22	29	5	12
Microcontroller											
Debug Code											
Ensure Proper Operation											
PCB Fabrication & Layout											
Design & Layout											
Assembly & Testing											
Full System Integration											
Full Breadboard Testing											
System Packaging											
Reports & Presentations											
Senior Project Report											
User Manual											
Demonstration											June 16
Senior Project Expo										June 2	

# D. PC Board Layout

		1		2		3		4		5	
		sneet: synth-controls	spe0a								
	1	synth-param-enc-u-aL	spellb								
$ \int_{\mathbb{R}^{2}} \int_$	1	synth-param-enc-0-bL									
$ \begin{array}{  c  } \hline  c   \\  c$	1	synth-param-enc-1-aD	shera								
y + y - y + y + y + y + y + y + y + y +	1	synth-param-enc-1-bD	speib								
$ \frac{1}{1000} = $	1	synth-param-enc-2-aC	spe2a								
Image: state stat	1	synth param and 2 bE	spe2b								
$ \begin{array}{  c  } \hline \hline \\ $		synth-param-enc-z-bL	spe3a			CHIEL DAGA					
i generationen en	4	synth-param-enc-3-aL	spe3b			SHIELD101					/
spein-state = 1 - 1 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 -		synth-param-enc-3-bD					AREF AREF				
1       1	1	synth-param-enc-4-a□	speaa				GNDZ GND3 🏷	N ₽			
y y =		synth-param-enc-4-bD	spe4b				13	sm2 25			
Virtue system = vire - 2		synth-param-enc-5-aC	spe5a				13 12	krout			
ymin - mone	1	synth-param-enc-5-bC	spe5b		+3V3		12 12	kroll	Chaote	andaa	
Sector - protection - sector - sect		synth param and 6 al	spe6a			RST	11	KISZ	. Sheet:	ezusp	
0 001-30101-0010-0010-000000       0 00000000000000000000000000000000000	1	synth-param-enc-o-ac	spe6b		+50	3V3	10 10	Krsl	spiss_Dspi-s	ss	
syntamics is in a series is a		synth-param-enc-b-bL			1 <u>• 5v</u>	5V	9 9	krs0	spiclkspi-c	clk	
synth-space-oc-7-20		synth-param-enc-/-aC			GND1	GND1	8 8	_kcs2	spimosi	mosi	
synth=rest_ad_system		synth-param-enc-7-bD	sperb		GNU GND2	CNDD	U		spimiso Kar	mian	
synta	-	and the subset of the	sprea		V IN	GND2	- 7	kcs1	- Shi-i	IIISO	-
Syth=-two-lip ered         etch         dot         dot         etch         etch         dot         dot		syntn-preset-aL	spreb		<b>N</b>	V_IN	6	kcs0			
y yth - ruo - old y yth - ruo - old yth - ruo - old y yth - ruo - old yth - ruo - old		synth-preset-bD			ach ADO		6 5		File: e:	zdsp.sch	
synth-nux-00_min         sinth-nux-00_min         sinth-nux-00_min<						AD0	5 3				
signim-rue_10     naki     signim-rue_10     signim-rue_20		synth-mux-0F	smu.		eqnm <u>AD1</u>	AD1	4 4	_smy			
systh=mux-adipering     systh=mux-adiper		synth-muy-1F	sm1		eqm <u>AD2</u>	AD2	3 3	_sm1			
1     1 <td></td> <td>evoth_muy_20</td> <td>sm2</td> <td></td> <td>eqlm<u>AD3</u></td> <td>4D3</td> <td>2 2</td> <td>spreb</td> <td></td> <td></td> <td></td>		evoth_muy_20	sm2		eqlm <u>AD3</u>	4D3	2 2	spreb			
Synth=:://wid=200         Sinte:://wid=200		synch-mdx-2L	sm3		eql AD4	AD/4	TY0 1		Sheet:	keyboard	
System-muc-outb         Smooth         mining         Smooth         mining         Smooth         mining         Smooth         mining         Smooth         mining         Smooth         mining         Smooth         Smooth <t< td=""><td></td><td>synth-mux-SL</td><td>1</td><td></td><td>master-vol AD5</td><td></td><td></td><td>•</td><td>kcs0</td><td></td><td></td></t<>		synth-mux-SL	1		master-vol AD5			•	kcs0		
Visit         Since L		synth-mux-outC	smout		fxm AD6	Avo Arduino	KXU K	•	kcs1 Lkey-	column-select-0	
synth-display-rx       dX       u = 24       d7       tot = 1       immut       train         Sincet:       frie:       synth-display-rx       dX       synth-display-rx       immut       train       train       train         Sincet:       frie:       synth-display-rx       synth-display-rx       synth-display-rx       synth-display-rx       synth-display-rx       immut       train       t		-,			fxp AD7	AD6 MEGA	1.6	fydry	kcs2 key-	column-select-1	
symth-display-rxc         stak         specific field						AD7	TX3 14		kusz key-	column-select-2	r l
Here: synb=controlsact     Spe0     Add     Add     Add       Sheet: 5p-controls     Spe0     Add     Spe0     Add     Spe0       Spe0     Add     Spe0     Add     Spe0     Add     Spe0       Spe0     Spe0     Spe0     Spe0     Spe0     Spe0     Spe0	1 1	synth-display-rx<	surx		71		RX3 15	_smoul	krout		Ľ
File: Sylin-controls.sch       Spe65       A02       00       sol       sol       12       indi-in       Vis0       Vis0 <t< td=""><td>1 L</td><td>Mar analy and a set</td><td></td><td></td><td>spe/b<u>AD8</u></td><td>AD8</td><td>TX2 16</td><td>—</td><td>Cikey-</td><td>row-out</td><td></td></t<>	1 L	Mar analy and a set			spe/b <u>AD8</u>	AD8	TX2 16	—	Cikey-	row-out	
Spect: /// controls         Spect: // controls	1 1	ile: synth-controls.sch			spe6b <u>AD9</u>	409	RX2 17 🔨	<u>midi</u> _in	krs0key_	row-select-0	
Speet: fs-controls         speets         AB21         citize         Speets         AB2					spe5b AD10	AD10	TV1 18	sdrx	krs1k	row select 0	
Jnet:         Nx controls         File					spe4b AD11	AD10	19	sm3	krs2	TOW-Select-1	
<ul> <li>             fx1-setect-0-e0             fx1-setect-0</li></ul>		Sheet: fx-controls	-		spe3b AD12	AD11	RX1 20		Kikey-	row-select-2	
iii - cicci		fx1-select-0-aF	fx1sa		spe2b AD13	AD12	SDA 21	•	File: ke	evboard.sch	
intra-same-o-b       fx1p2b         intra-same-o-b       fx2p2b         intra-same-o-b       <		fx1_select_0_bD	fx1sb		spezb ADIS	AD13	SCL 21			-,	
specto     AD15     Such			fx1p0a		spelb <u>AD14</u>	AD14					
ix - param - 1 - ab       rx - param - 2 - bb       rx - param - 2 - bb<		TX1-param-0-aL	fx1n0h		speUb <u>AD15</u>	AD15	5V 4	. >			
intparen-1-ab       rises         intparen-1-ab		fx1-param-0-bL	fy1p1a				5V_4 5V_5	<b>→</b>			
		fx1-param-1-aC			CND/		5V_5		Charle	to control o	
r1-param 2-ac       rx122a       rx2p1a       master-volume-fader         rx1-param 3-ac       rx12ba       master-volume-fader       midi-in         rx1-param 3-ac       rx12ba       model       pimos       59         rx1-param 3-ac       rx12ba       model       pimos       59         rx1-param 3-ac       rx12ba       model       pimos       59         rx12ba       pimos       59       pimos       59       pimos         rx12ba       pimos       59       pimos       59       pimos       50         rx2-param 0-ac       rx2ba       pimos       59       pimos       50       pimos       50         rx2-param 0-ac       rx2ba       spr3a       50       pii       si       pii       si       pii         rx2-param 0-ac       rx2ba       spr3a       pii<		fx1-param-1-bD	IXIDID		GND4	GND4	22	fx1p1b	Sneet:	10-controls	
frid_param_2=0:r     Kdp2b     spiss     32     pn0.(3)     ph2     25     frid_is     midi_in       frid_param_3=0:r     Kdp3b     NDTE: these are spiss     spiss     32     pn0.(3)     ph2     25     frid_is       frid_param_3=0:r     Kdp3b     NDTE: these are spinos     spiss     32     pn0.(3)     ph2     25     frid_is       frid_param_3=0:r     Kdp2b     backwards bec are spinos     spiss     32     pn0.(3)     ph2     25     frid_pice       frid_param_3=0:r     Kdp2b     backwards bec are spinos     spiss     32     pn0.(3)     ph2     25     frid_pice       frid_param_2=0:r     Kdp2b     backwards bec are spiss     spiss     32     pn0.(3)     ph2     25     frid_pice       frid_param_2=0:r     Kdp2b     backwards bec are spiss     spiss     32     pn0.(3)     pr2     frid_pice       frid_param_2=0:r     Kdp2b     spiss     spiss     52     pice     52     pice     52     frid       frid_param_2=0:r     Kdp2b     spiss     spiss     52     pice     52     frid     pice     52     frid       frid_param_2=0:r     Kdp2b     spiss     spiss     52     pice     52     frid		fx1-param-2-aD	tx1p2a			GND5	PAU 23	fx2n1a	master-vol		
spins		fx1-param-2-bF	fx1p2b				PA1 20	fv1p1p	master rot>mast	er-volume-fader	
int = partin = 3 = 0     fx1=partin = 3 = 0     fx1=partin = 3 = 0     fx1=partin = 3 = 0     fx2=partin		fx1 param 3 a	fx1p3a		spiss	PB0_(SS)	PA2 24		midi-inmidi-	_in	
ix1_drain     backwards because     spinosi     1     pr2     rx2p00       fx2_selet-0-ab     fx2se     the atmega is the SLAVE     spe0a     49     pr0       fx2_selet-0-ab     fx2se     fx2se     fx2     fx1p2a     fx1p2a       fx2_selet-0-ab     fx2se     fx2se     fx2     fx1p2a     fx1p2a       fx2_selet-0-ab     fx2se     fx2se     fx2se     fx2se     fx2se       fx2_selet-0-ab     fx2se     fx2se     fx2se     fx2se     fx2se       fx2_selet-0-ab     fx2se     fx2se     fx1p2a     fx1p2a       fx2_selet-0-ab     fx2se     fx1p2a     fx1p2a       fx2_selet-0-ab     fx2se     fx1p2a     fx1p2a       fx2_selet-0-ab     fx2p2a     fx1p2a     fx1p2a       fx2_selet-0-ab     fx2p3b<			fx1p3b	NOTE: these a	are spicik <u>52</u>	PB1_(SCK)	PA3 25	_ixzpib	211101-		
fr2-select-0-ac     fr24sa     the atmega is the SLAVE     speca     49     pt0     pta     22     fr2pa       fr2-param-0-ac     fr2pa     fr2pa     fr2pa     fr2pa     fr2pa     fr2pa     fr2pa     fr2pa       fr2-param-0-ac     fr2pa     fr2pa     fr2pa     fr2pa     fr2pa     fr2pa     fr2pa     fr2pa       fr2-param-0-ac     fr2pa     fr2pa     fr2pa     fr2pa     fr2pa     fr2pa       fr2-param-0-ac     fr2pa     fr2pa     fr2pa     fr2pa     fr2pa       fr2-param-1-ac     fr2pi     spe2a     43     fr2     fr2pa       fr2-param-1-ac     fr2pi     spe2a     fr2pa     fr2pa       fr2-param-1-ac     fr2pi     spe2a     fr2pi     fr2pa       fr2-param-1-ac     fr2pi     spe2a     fr2pi     fr2pi       fr2-param-1-ac     fr2pi     spe2a     fr2pi     fr2pi       fr2-param-1-ac     fr2pi     fr2pi     fr2pi     fr2pi       fr2-param-1-ac     fr2pi     fr2pi </td <td></td> <td>IXT-haram-2-hF</td> <td></td> <td>backwards becau</td> <td>spimiso<u>51</u></td> <td>PB2_(MOSI)</td> <td>PA4 26</td> <td>_tx2pub</td> <td>Eller in</td> <td></td> <td></td>		IXT-haram-2-hF		backwards becau	spimiso <u>51</u>	PB2_(MOSI)	PA4 26	_tx2pub	Eller in		
fx2-select-0-bb     fx2bb     into doing of site both     spe0a     49     pta     pta     fx2-pta       fx2-param-0-bb     fx2pba     spe1a     49     pta     pta     fx2pba       fx2-param-0-bb     fx2pba     spe1a     49     pta     pta     fx2pba       fx2-param-1-bb     fx2pba     spe1a     49     pta     pta     fx2pba       fx2-param-1-bb     fx2pba     spe1a     45     pta     pta     fx2pba       fx2-param-1-bb     fx2pba     spe1a     45     pta     pta     fx2pba       fx2-param-2-b     fx2pba     spefa     45     pta     pta     fx2pba       fx2-param-2-b     fx2pba     spefa     41     pta     pta     fx2pba       fx2-param-2-b     fx2pba     spefa     41     pta     pta     fx2pba       fx2-param-3-bb     fx2pba     spefa     41     pta     pta     fx2pba       fx2-param-3-bb     fx2pba     spefa     41     pta     pta     fx2pba       fx2aa     fx2ba     spefa     41     pta     pta     fx2ba       e_q_lingh_did     eqn     fx2ba     spefa     fx2ba     fx2ba       e_q_low_did     eqn     fx2b		fx2-select-0-aF	tx2sa	the atmena is the SLA	VF spimosi <u>50</u>	PB3 (MISO)	PA5 27	fx1p2a	File: IC	-controts.sch	
fi2-param -0 = b     -x2p0b     spp2a     -rx1p2b       fi2-param -0 = b     -x2p1b     spp2a     -rx1p0b       fi2-param -1 = b     -x2p1b     spp2a     -rx1p0b       fi2-param -1 = b     -x2p1b     spp2a     -rx1p0b       fi2-param -1 = b     -x2p1b     spp2a     -rx1p1b       fi2-param -1 = b     -x2p2b     spp2a     -rx1p0b       fi2-param -2 = b     -x2p2b     spp2a     -rx1p0b       fi2-param -2 = b     -x2p2b     spp2a     -rx1p0b       fi2-param -2 = b     -rx2p2b     spp2a     -rx1p0b       fi2-param -2 = b     -rx2p2b     spp2a     -rx1p2b       fi2-param -2 = b     -rx2p2b     spp2a     -rx1p2b       fi2-param -2 = b     -rx2p2b     spp2a     -rx1p3a       fi2-param -2 = b     -rx2p3b     -rx1p3a     -rx2p3b       fi2-param -3 = b     -rx2p3b     -rx2p3b     -rx1p3a       fi2-param -3 = b     -rx2p3b     -rx2p3a     -rx1p3a       fi2-param -3 = b     -rx2p3b     -rx2p3a     -rx1p3a       eq.lingh_mideqin     -rx2p3a     -rx2p3a     -rx1p3a       eq.low     -rx2pa     -rx2pa     -rx2pa     -rx1p3a       eq.low     -rx2pa     -rx2pa     -rx2pa     -rx2pa		fx2-select-0-bD	fx2sb	the damega is the ser	cpa0a 40		PA6 28	fx2p0a			
sp23 47 fx2 param - 0 = 5 fx2 param - 1 = 0 fx2 param - 2 = 0 fx2 param - 3 = 0 fx2		fx2 param 0 aE	fx2p0a		speca 49	PL0	PA7 29	_fx1p2b			
1x2-parami-1-00       fx2pia       spc2a       47       pr2       pr7       30       fx1pDb         1x2-parami-1-00       fx2pia       fx2-parami-1-00       fx2pia       pr2       pr2       30       fx2p2a         1x2-parami-1-00       fx2pia       pr2       pr2       gr2       fx2       pr2       gr2       fx2       fx1p2a         1x2-parami-1-00       fx2pia       gr2       fx2       pr2       gr2       fx1p2a         1x2-parami-1-00       fx2pia       gr2       fx1pia       gr2       fx1p2a         1x2-parami-1-00       fx2pia       gr2       fx1pia       gr2       fx1pia         1x2-parami-2-00       fx2pia       gr2       fx1pia       gr2       fx1pia         1x2-parami-3-00       fx2pia       gr2       fx1pia       gr2       fx1pia         1x2pia       fx2pia       fx2pia       gr2       fx1pia       gr2       fx1pia         1x2pia       gr2       fx2pia       gr2       fx1pia       gr2       fx1pia       gr2         1x2pia       fx2pia       fx2pia       fx2pia       gr2       gr2       fx1pia       gr2       fx1pia         1x2pia       fx1pia       fx2pia </td <td></td> <td></td> <td>fx2p0b</td> <td></td> <td>shera 48</td> <td>PL1</td> <td>10/</td> <td>6.4.01</td> <td></td> <td></td> <td></td>			fx2p0b		shera 48	PL1	10/	6.4.01			
1x2-param-1-ab       rx2-para         1x2-param-1-ab       rx2-para         1x2-param-1-ab       rx2-para         1x2-param-1-ab       rx2-para         1x2-param-1-ab       rx2-para         1x2-param-1-ab       rx2-para         1x2-param-2-ab       rx2-para         1x2-param-3-ab       rx2-para	-	IX2-param-U-DL	fx2n1a		spe∠a <u>47</u>	PL2	PC7 30	_ixtbod			Q
t2-param-1-b0       tr2p2a       spe4a       45       pic       32       fr1p0a         t72-param-2-a0       tr2p2a       spe6a       43       pic       33       fr2p2a         t72-param-2-a0       tr2p3a       spe6a       43       pic       pic       33       fr2p2a         tr2param-2-a0       tr2p3a       spe6a       43       pic       pic       pic       33       fr2p2a         tr2param-3-a0       tr2p3b       spe7a       42       pic       pic       pic       pic       35       fr1p3a         tr2param-3-a0       tr2p3b       tr2p3b       tr2p3b       tr2p3a       pic       pic       35       fr1p3a         tr2param-3-a0       tr2p3b       tr2p3b       tr2p3a       tr2p3b       tr2p3a       tr2p3b       tr2p3a       tr2p3b       pic       pic       35       fr1p3a         eq_high       eqh       tr2p3a       tr2p3b       tr2p3a       tr2pa       pic       pic       37       tr1p3b         equid       tr2paia       tr2paia       tr2paia       pic       pic       tr2paia       tr2paia       tr2paia       tr2paia       tr2paia       tr2paia       tr2paia       tr2paia       tr2pa		tx2-param-1-aD	fy2p1b		spe3a <u>46</u>	PL3	PC6 31	_tx2p2a			
fx2-param-2-aD       fx2p2b       spe5a       44       pt5       pc4       33       fx2p2b         fx2-param-3-aD       fx2p3b       spe5a       44       pt5       pc2       35       fx1p3a         fx2-param-3-aD       fx2p3b       spe7a       42       pt5       pc2       35       fx1p3a         fx2-param-3-aD       fx2p3b       spe7a       42       pt6       pc2       35       fx1p3a         fx2-param-3-aD       fx2p3b       spe7a       42       pt6       pc2       35       fx1p3a         eq_high       eqh       fx2p3a       39       pc2       spe7a       pc4       34       pc0         eq_nid       eqhm       fx2p3a       39       pc2       spe7a       pc1       spe7a       sp		fx2-param-1-bD	fy2p2p		spe4a <u>45</u>	PI 4	PC5 32	fx1p0a			
fx2-param -2-bD       fx2p3a       spe6a       43       PL3       74.5 kisb         fx2-param -3-bD       fx2p3b       spe7a       42       PL5       PC3       35       fx1sb         fx2-param -3-bD       fx2p3b       fx2p3b       41       PC0       PC1       35       fx1sb         eq_high       eqh       fx2p3b       41       PC0       PC1       36       fx1sa         eq_high       eqh       fx2p3b       41       PC0       PC1       37       fx1sb         eq_high       eqh       fx2p3b       41       PC0       PC1       37       fx1sb         eq_high       eqh       fx2p3a       40       PG1       PC0       PC1       37       fx1sb         eq_low       eqlm       fx2sb       38       P07       PC2       FX1p3b       FX1p3b         fx-display-rx       fxdrx       fx-modp       fxm       fx2sb       Sheet: /       File: synth.sch       File: synth.sch         File:       fx-entrols.sch       fxl       Sheet: /       File: synth.sch       Iff       Sheet: /       File: synth.sch       Sleet: /       File: synth.sch       Sleet: /       File: sleet       Sleet       KiCad E.D.A. <t< td=""><td></td><td>fx2-param-2-aD</td><td></td><td></td><td>spe5a 44</td><td>DI 5</td><td>PC/ 33</td><td>_fx2p2b</td><td></td><td></td><td></td></t<>		fx2-param-2-aD			spe5a 44	DI 5	PC/ 33	_fx2p2b			
fx2-param-3-abD     fx2p3b     fx2p3b     fx2p3b     fx2p3b       fx2p3b     fx2p3b     fx2p3b     fx2p3b     fx2p3b       eq_high_mid     eqh     fx2p3a     fx2p3b       eq_high_mid     eqim     fx2p3a     fx2p3b       eq_low     eqline     fx2p3a     fx2p3b       fx-display-rx     fxdrx     fx2p3a     fx2p3b       fx-display-rx     fxdrx     fxp       fx-nodd     fxm     fxp       fx-pitchD     fxp     fxp       fxl     dx     dx       fx     fxm     fxp       fx-display-rx     fxdrx     fxp       fx-display-rx     fxdrx     fxp       fxxp     fxm     fxp       fxxp     fxp     fxp       fx1     2     3		fx2-param-2-bD			spe6a 43		DC7 34	fx1sb			
if x2-param-3-bD     fx2p3b     if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b       if x2p3b     if x2p3b     if x2p3b <td< td=""><td></td><td>fx2-naram-3-aF</td><td>tx2p3a</td><td></td><td>spe7a 42</td><td>PLD</td><td>PU3 35</td><td>fx1n3a</td><td></td><td></td><td></td></td<>		fx2-naram-3-aF	tx2p3a		spe7a 42	PLD	PU3 35	fx1n3a			
image: state product of the equivalence of the equiva	1	fx2-param-3-bD	fx2p3b		3PC/072	PL/	PC2 36	fv1ca			
eq_high     eqh     fx2sa     40     F01     PC0     52     Tx1p3b       eq_high     eqh     fx2sa     39     PC0     52     Tx1p3b       eq_low_mid     eqim     fx2sa     39     PC0     52     Tx1p3b       eq_low_mid     eqim     fx2sa     39     PC0     52     Tx1p3b       eq_low_mid     eqim     fx2sa     39     PC0     52     Tx1p3b       fx-display-rx     fxdrx     fx-modD     fxm     fx-pitchD     fxp       fx-pitchD     fxp     fxin     fxin     file:     sheet: /       File:     fx-controls.sch     File:     synth.sch     File:       fxicat     2     3     5     61		ixz-param-J-UL	1		fx2p3b 41	PCO	PC1 30				
eq_lingeqhm     fx2p3a     39     PC2       eq_low_mid<_eqim			eah		fx2sa 40	DC4	PC0 5/	_іхтрэр			
eq_nind_mid     eqmid     fix       eq_low_mid     eqlm       eq_low_eql     ARDUINO_MEGA_SHIELD       fx-modD     fxm       fx-pitchD     fxp       File:     fx-controls.sch		eq_high<	eahm		fx2n3a 30	PGI					
eq_low_eql eq_low_eql fx-display-rx_fxdrx fx-modD_fxm fx-pitchD_fxp File: fx-controls.sch 1 2 3 4 4 5 61		eq_high_mid<	eam		fy2ch 20	PG2					
eq_low_mid_eqim       eqim         eq_low_eqi       ARDUINO_MEGA_SHIELD         fx-modD_fxm       fxm         fx-pitchD_fxp       Sheet: /         File: fx-controls.sch       Sheet: /         File: synth.sch       Title:         Size: A4       Date:       Rev:         Size: A4       Date:       Rev:         KiCad E.D.A. kicad 4.0.6       Id: 1/6	-	eq_mid<			18250 38	PD7					+
eq_low eql   fx-display-rx fxdrx   fx-modD fxm   fx-pitchD fxp   File: fx-controls.sch   Sheet: /   File: synth.sch   Size: A4   Date:   KiCad E.D.A.   kicad 4.0.6     Id: 1/6		eq_low_mid<	equin								
ARDUINO_MEGA_SHIELD  fx-display-rx fxdrx fx-mod fxm fx-pitchD fxp File: fx-controls.sch  File: synth.sch  Title: Size: A4 Date: KiCad E.D.A. kicad 4.0.6 Id: 1/6 Id: 1/6 Id: 1/6		ea low<	eqi		L						
fx-display-rx fxdrx   fx-mod D fxm   fx-pitchD fxm   fx-controls.sch Sheet: /   File: synth.sch File: synth.sch   Size: A4 Date:   KiCad E.D.A. kicad 4.0.6 Id: 1/6   1 2 3			7			ARDUINO_MEGA_SHIE	LD				
fx-modD     fxm       fx-pitchD     fxm       file:     synth.sch       Title:     Size: A4       Size: A4     Date:       KiCad E.D.A.     kicad 4.0.6       ld: 1/6		fy_dicplay_ry/	fxdrx								
fx-mod fxm fx-pitchD     fxm fxp       File: fx-controls.sch     Sheet: / File: synth.sch       Sheet: / File: synth.sch     Sheet: / File: synth.sch       Size: A4     Date:       KiCad E.D.A. kicad 4.0.6     Id: 1/6       1     2		ix=uisplay=ix<	1								
File: fx-controls.sch     Sheet: /       File: fx-controls.sch     Sheet: /       File: synth.sch     Title:       Size: A4     Date:       KiCad E.D.A. kicad 4.0.6     Id: 1/6			fxm								
fx-pitchD       'P         File: fx-controls.sch       Sheet: /         File: synth.sch       Title:         Size: A4       Date:       Rev:         KiCad E.D.A.       kicad 4.0.6       Id: 1/6		fx-mod D	fyn								
File: fx-controls.sch     Sheet: / File: synth.sch       Size: A4     Date:       Size: A4     Date:       KiCad E.D.A. kicad 4.0.6     Id: 1/6		fx-pitchD	۲^' <sup>_</sup>								
File: fx-controls.sch     Sheet: / File: synth.sch       Title:     Size: A4       Date:     Rev:       KiCad E.D.A. kicad 4.0.6     Id: 1/6       1     2											
File: synth.sch       Title:       Size: A4       Date:       KiCad E.D.A.       kicad 4.0.6       Id: 1/6		File: fx—controls.sch	_					Sheet: /			
Image: Synthesis     Image: Synthesis       1     2     3								File: synth sch			l r
Size: A4     Date:     Rev:       KiCad E.D.A.     kicad 4.0.6     Id: 1/6								maxi			
Size: A4         Date:         Rev:           KiCad E.D.A.         kicad 4.0.6         Id: 1/6           1         2         3         4         5         61								litle:			
Size: A4         Date:         Kev:           1         2         3         4         5         61								Stree A/c D-1			- Beur
KiCad E.D.A.         kicad 4.0.6         Id: 1/6           1         2         3         4         5         61								SIZE: A4 Date:			Rev:
1 2 3 4 5 61								KiCad E.D.A. kicad 4.0.6			ld: 1/6
	L	1		2		3		4		5	i <u>61</u> €















	3	4	5 6 7
	Inters Etiloge - Intersection	80 1      0 04	
 C218	6 6 6 7 7 7 7 7 8	00 00 00 00	ت ۱۱۱
6000 6000 6000 6000 6000 6000 6000 600	월 월 년 월 년	러     다 8 8 8	
	33 53 53 53	CI 1   CI 1   CI 2008	င္လုိ ၊ ၊ မြိ
ା <u>ଝ</u> ୁରୁ । 		30 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	1   K
			D
	- <del>7</del> -	<i>k</i>	Sheet:       File: synth.kicad_pcb       Title:       Size: USLegal     Date:       KiCad E.D.A. kicad 4.0.6






Г		1	2	3	4	1	5	f	5		7
			 	<u> </u>			<u> </u>		<u> </u>		<u> </u>
	1										
A											A
H											
B											B
											H
1											
ľ											<sup> </sup>
	L										
L											Ц
T											1
											I
D											D
ſ							<u></u>				
							Sneet:				
							File: synth.kicad_pcb				
							Title:				
							Size: USLegal D	ate:		Kev:	
							KiCad E.D.A. kicad	4.0.6		ld: 1/1	
		1	2	3	6	1		4			7

## E. Program Listings (for software/firmware)

## **DSP** directory structure



```
#include "aic3204.h"
#include "ezdsp5535.h"
#include "ezdsp5535 i2c.h"
#define AIC3204 I2C ADDR 0x18
Int16 aic3204_init() {
    /* Configure AIC3204 */
        AIC3204_rset( 0, 0x00 ); // Select page 0
        AIC3204_rset( 1, 0x01 ); // Reset codec
        EZDSP5535_waitusec(1000); // Wait 1ms after reset
        AIC3204_rset( 0, 0x01 ); // Select page 1
        AIC3204_rset( 1, 0x08 ); // Disable crude AVDD generation from DVDD
        AIC3204_rset( 2, 0x01 ); // Enable Analog Blocks, use LDO power
        AIC3204_rset( 123,0x05 ); // Force reference to power up in 40ms
EZDSP5535_waitusec(50000); // Wait at least 40ms
        AIC3204 rset( 0, 0x00 ); // Select page 0
        /* PLL and Clocks config and Power Up */
        AIC3204 rset( 27, 0x0d ); // BCLK and WCLK are set as o/p;
            AIC3204(Master)
        AIC3204 rset( 28, 0x00 ); // Data ofset = 0
        AIC3204 rset( 4, 0x03 ); // PLL setting: PLLCLK <- MCLK, CODEC CLKIN
            <-PLL CLK
        AIC3204_rset( 6, 0x07 ); // PLL setting: J=7
        AIC3204_rset( 7, 0x06 ); // PLL setting: HI_BYTE(D=1680)
        AIC3204 rset( 8, 0x90 ); // PLL setting: LO BYTE(D=1680)
        AIC3204_rset( 30, 0x88 ); // For 32 bit clocks per frame in Master
            mode ONLY
                                    // BCLK=DAC CLK/N =(12288000/8) = 1.536MHz =
                                        32*fs
        AIC3204_rset( 5, 0x91 ); // PLL setting: Power up PLL, P=1 and R=1
        EZDSP5535_waitusec(10000); // Wait for PLL to come up
        AIC3204_rset( 13, 0 \times 00 ); // Hi_Byte(DOSR) for DOSR = 128 decimal or
            0x0080 DAC oversamppling
        AIC3204_rset( 14, 0x80 ); // Lo_Byte(DOSR) for DOSR = 128 decimal or
            0x0080
        AIC3204_rset( 20, 0 \times 80 ); // AOSR for AOSR = 128 decimal or 0 \times 0080 for
            decimation filters 1 to 6
        AIC3204_rset( 11, 0x82 ); // Power up NDAC and set NDAC value to 2
        AIC3204_rset( 12, 0x87 ); // Power up MDAC and set MDAC value to 7
        AIC3204_rset( 18, 0x87 ); // Power up NADC and set NADC value to 7
        AIC3204_rset( 19, 0x82 ); // Power up MADC and set MADC value to 2
        /* DAC ROUTING and Power Up */
        AIC3204 rset( 0, 0x01 ); // Select page 1
        AIC3204_rset( 12, 0x08 ); // LDAC AFIR routed to HPL
        AIC3204_rset( 13, 0x08 ); // RDAC AFIR routed to HPR
        AIC3204 rset( 0, 0x00 ); // Select page 0
        AIC3204_rset( 64, 0x02 ); // Left vol=right vol
        AIC3204_rset( 65, 0x00 ); // Left DAC gain to 0dB VOL; Right tracks
            Left
        AIC3204_rset( 63, 0xd4 ); // Power up left,right data paths and set
            channel
```

```
AIC3204_rset( 0, 0x01 ); // Select page 1
       AIC3204_rset( 16, 0x00 ); // Unmute HPL , 0dB gain
       AIC3204_rset( 17, 0x00 ); // Unmute HPR , 0dB gain
       AIC3204_rset( 9 , 0x30 ); // Power up HPL, HPR
       EZDSP5535_waitusec(100); // Wait
       /* ADC ROUTING and Power Up */
       AIC3204 rset( 0, 0x01 ); // Select page 1
       AIC3204_rset( 52, 0x30 ); // STEREO 1 Jack
                                  // IN2_L to LADC_P through 40 kohm
       AIC3204_rset( 55, 0x30 ); // IN2_R to RADC_P through 40 kohmm
       AIC3204_rset( 54, 0x03 ); // CM_1 (common mode) to LADC_M through 40
           kohm
       AIC3204_rset( 57, 0xc0 ); // CM_1 (common mode) to RADC_M through 40
           kohm
       AIC3204_rset( 59, 0x00 ); // MIC_PGA_L unmute
       AIC3204_rset( 60, 0x00 ); // MIC_PGA_R unmute
       AIC3204_rset( 0, 0x00 ); // Select page 0
       AIC3204 rset( 81, 0xc0 ); // Powerup Left and Right ADC
       AIC3204_rset( 82, 0x00 ); // Unmute Left and Right ADC
       AIC3204_rset( 0, 0x00 ); // Select page 0
       EZDSP5535 waitusec(100); // Wait
       return 0;
Int16 AIC3204_rset( Uint16 regnum, Uint16 regval )
   Uint16 cmd[2];
   cmd[0] = regnum \& 0 \times 007F;
                                   // 7-bit Device Register
   cmd[1] = regval;
                                   // 8-bit Register Data
   EZDSP5535_waitusec( 300 );
   return EZDSP5535_I2C_write( AIC3204_I2C_ADDR, cmd, 2 );
```

}

{

#include "ezdsp5535.h"

Int16 aic3204\_init( void ); Int16 AIC3204\_rset( Uint16 regnum, Uint16 regval );

```
/*
 * envelope.c
 *
    Created on: May 29, 2017
 *
        Author: evan
 *
 */
#include "envelope.h"
void createEnvelopeConfig(EnvelopeConfig *ec, Int16 a, Int16 d, Int16 s, Int16
    r) {
    ec \rightarrow attack = a;
    ec \rightarrow decay = d;
    ec->sustain = s;
    ec->release = r;
    ec -> attack_step_cnt = a * 4;
    ec \rightarrow decay_step_cnt = d * 4;
    ec->release_step_cnt = r * 4;
}
Envelope createEnvelope(EnvelopeConfig *ec) {
    Envelope e;
    e.env_config = ec;
    e.env_state = ENV_ATTACK;
    e.env val = 0;
    e.step_cnt = 0;
    return e;
}
Int16 envelopeIncrement(Envelope *e) {
    if (e->env_state == ENV_ATTACK) {
         if (e->env_val <= 255) {
             if (e->step_cnt < e->env_config->attack_step_cnt) {
                 e->step_cnt++;
             } else {
                 e \rightarrow step_cnt = 0;
                 e->env_val++;
             }
        } else {
             e->env_state = ENV_DECAY;
             e \rightarrow step_cnt = 0;
         }
    }
    else if (e->env_state == ENV_DECAY) {
         if (e->env_val > e->env_config->sustain) {
             if (e->step_cnt < e->env_config->decay_step_cnt) {
                 e->step_cnt++;
             } else {
                 e \rightarrow step_cnt = 0;
                 e->env_val--;
             }
        } else {
             e->env_state = ENV_SUSTAIN;
             e->env_val = e->env_config->sustain;
        }
    } else if (e->env_state == ENV_RELEASE) {
        if (e->env_val > 0) {
```

```
/*
 * envlope.h
 *
   Created on: May 29, 2017
 *
        Author: evan
 *
*/
#ifndef ENVLOPE H
#define ENVLOPE_H_
#include <std.h>
typedef enum {
    ENV_ATTACK, ENV_DECAY, ENV_SUSTAIN, ENV_RELEASE, ENV_INACTIVE
} EnvelopeState;
typedef struct {
    Int16 attack;
    Int16 attack_step_cnt;
    Int16 decay;
    Int16 decay_step_cnt;
    Int16 sustain;
    Int16 release;
    Int16 release_step_cnt;
} EnvelopeConfig;
typedef struct {
    EnvelopeConfig *env_config;
    // State variables
    EnvelopeState env_state;
    Int16 env_val;
    Int16 step_cnt;
} Envelope;
void createEnvelopeConfig(EnvelopeConfig *ec, Int16 a, Int16 d, Int16 s, Int16
    r);
Envelope createEnvelope(EnvelopeConfig *ec);
Int16 envelopeIncrement(Envelope *e);
```

```
#endif /* ENVLOPE_H_ */
```

```
/* Standard C includes */
#include <stdio.h>
/* DSP/BIOS headers */
#include <std.h>
#include <tsk.h>
#include "hellocfg.h"
/* ezDSP C5535 board specific headers */
#include "ezdsp5535.h"
/* C55xx chip support library headers */
/* Danalog headers */
#include "../pconfig/aic3204.h"
#include "../pconfig/i2s_dma.h"
#include "../pconfig/spi_config.h"
#include "../io/midi_queue.h"
#include "../global_vars.h"
volatile Int16 nothing = 0;
Void spi_get_midi( void )
{
    while (1) {
        Uint16 message = SPI_MIDI_CMD;
        //TSK disable();
        while (1) {
            spi write(&message, 1);
            spi read(midi, 3);
            // if the fist byte is 0, no new midi information
            if ( midi[0] == 0x00) {
                break;
            }
            else if (midi[0] != 0x90 && midi[0] != 0x80) {
                break;
            }
            //if ( (midi[0] & 0x80) == 0) { break; } // this is a hack for the
                slow avr isr
            MidiPacket p;
            p.midi_cmd = midi[0];
            p.note_id = midi[1];
            p.velocity = midi[2];
            midi buffer write(p);
        }
        //TSK enable();
        TSK sleep(2);
    }
}
```

{

```
Uint16 counter = 0;
Uint16 message;
while (1) {
    switch(counter) {
    case 0:
        message = SPI_SWT_CMD;
        TSK_disable();
        spi_write(&message, 1);
        spi_read(&switches, 1);
        TSK_enable();
        break;
    case 1:
        message = SPI_ENC_CMD;
        TSK_disable();
        spi_write(&message, 1);
        spi_read(encoders, 19);
        TSK_enable();
        break;
    case 2:
        message = SPI_POT_CMD;
        TSK_disable();
        spi_write(&message, 1);
        spi_read(pots, 8);
        TSK_enable();
        break;
    default:
        while (1); // error
    }
    counter = (counter + 1) \% 3;
    TSK_sleep(1000);
}
```

```
/*
 * gen_sound.c
 *
   Created on: May 6, 2017
 *
        Author: evan
 *
 */
#include "fm.h"
/* Standard C includes */
#include <std.h>
#include <stdio.h>
#include <tsk.h>
/* DSP/BIOS headers */
#include "hellocfg.h"
/* ezDSP C5535 board specific headers */
#include "ezdsp5535.h"
/* Danalog headers */
#include "../audio/singen.h"
#include "../audio/sintable.h"
#include "../global_vars.h"
#include "../io/midi.h"
#include "envelope.h"
#include "ringbuf.h"
EnvelopeConfig mod env cfg, car env cfg;
FMNote note;
Int16 mod_ratio = 1;
Int16 mod_depth = 1;
FMNote midi_to_fm_note(MidiPacket* p) {
    FMNote n;
    n.pitch = convert_to_freq(p->note_id);
    n.velocity = (Int16) p->velocity;
    n.mod_env = createEnvelope(&mod_env_cfg);
    n.car_env = createEnvelope(&car_env_cfg);
    sin_compute_params(&n.mod_sin, n.pitch * mod_ratio);
    sin_compute_params(&n.car_sin, n.pitch);
    return n;
}
Void generate_samples_tsk( Void )
{
    createEnvelopeConfig(&car_env_cfg, 0, 0, 250, 100);
    createEnvelopeConfig(&mod_env_cfg, 0, 0, 100, 100);
```

```
while (1) {
        SEM pend(&ping pong sem, SYS FOREVER);
        //createEnvelopeConfig(&car env cfg, encoders[10], encoders[11],
            encoders[12], encoders[13]);
        //createEnvelopeConfig(&mod_env_cfg, encoders[14], encoders[15],
            encoders[16], encoders[17]);
        MidiPacket p;
        if (midi_buffer_size() > 0) {
            while (midi_buffer_size() > 0) {
                p = midi_buffer_read();
                if (midi_packet_type(p) == MIDI_NOTE_ON) {
                    add_note(&p, mod_ratio);
                }
                else if (midi_packet_type(p) == MIDI_NOTE_OFF) { //
                    MIDI_NOTE_OFF
                    release_note(&p);
                }
            }
        }
        // determine which buffer to fill
        Int16 *left output, *right output;
        if (CSL_DMA1_REGS->DMACH0TCR2 & 0x0002) { // last xfer: pong
            left_output = left_pong;
            right_output = right_pong;
        } else {
            left output = left ping;
            right_output = right_ping;
        }
        Int16 i;
#pragma MUST_ITERATE(I2S_DMA_BUFFER_SIZE,I2S_DMA_BUFFER_SIZE)
        for (i = 0; i < I2S DMA BUFFER SIZE; i++) {</pre>
            Int16 output = 0;
            Int16 counter;
            for (counter = 0; counter < NOTE_BUF_LEN; counter++) {</pre>
                FMNote *n = &note buf[counter];
                if (n->car env.env state != ENV INACTIVE) {
                    Int32 mod = ((envelopeIncrement(&n->mod env) * (Int32)
                        sin_gen(&n->mod_sin, 0))) >> 8;
                    Int32 mod_scaled = (mod >> 3) * mod_depth;
                    output += ((envelopeIncrement(&n->car_env) * (Int32)
                        sin gen(&n->car sin, mod scaled))) >> 10;
                }
            }
            left_output[i] = output;
```

```
right_output[i] = output;
        } // end for
    } // end while (1)
}
```

```
/*
* gen_sound.h
*
* Created on: May 6, 2017
*
        Author: evan
*/
#ifndef GEN_SOUND_H_
#define GEN_SOUND_H_
#include <std.h>
#include "../io/midi.h"
#include "envelope.h"
#include "../audio/singen.h"
typedef struct {
    Int16 pitch;
    Int16 velocity;
    Envelope mod_env;
    Envelope car_env;
    SinState mod_sin;
    SinState car_sin;
} FMNote;
FMNote midi_to_fm_note(MidiPacket* p);
```

#endif /\* GEN\_SOUND\_H\_ \*/

```
/*
 * global_vars.h
 *
 * Created on: May 25, 2017
        Author: evan
 *
*/
#ifndef GLOBAL_VARS_H_
#define GLOBAL_VARS_H_
#include "ezdsp5535.h"
#include "io/midi_queue.h"
#include "fm/fm.h"
#include "audio/singen.h"
// SPI recieving data structures
extern Uint16 encoders[19];
extern Uint16 pots[8];
extern Uint16 switches;
extern Uint16 midi[3];
// I2S/DMA buffers for audio output
#define I2S DMA BUFFER SIZE 128
extern Int16 left_ping[I2S_DMA_BUFFER_SIZE];
extern Int16 left pong[I2S DMA BUFFER SIZE];
extern Int16 right_ping[I2S_DMA_BUFFER_SIZE];
extern Int16 right pong[I2S DMA BUFFER SIZE];
// Midi buffer
extern MidiPacket midi_buffer[];
extern FMNote note;
extern SinState ss_carrier;
extern SinState ss_mod;
```

```
#endif /* GLOBAL_VARS_H_ */
```

```
/*
 * i2s_dma.c
 *
 * Created on: May 8, 2017
        Author: evan
 *
 */
#include <stdio.h>
#include "ezdsp5535_i2s.h"
#include "i2s_dma.h"
#include "hellocfg.h"
#include "soc.h"
#include "cslr.h"
#include "cslr_sysctrl.h"
#include "csl_gpio.h"
#include "csl_i2s.h"
#include "csl_intc.h"
#include "../global_vars.h"
#pragma DATA_ALIGN (left_ping, 4)
Int16 left_ping[I2S_DMA_BUFFER_SIZE];
#pragma DATA_ALIGN (left_pong, 4)
Int16 left_pong[I2S_DMA_BUFFER_SIZE];
#pragma DATA_ALIGN (right_ping, 4)
Int16 right_ping[I2S_DMA_BUFFER_SIZE];
#pragma DATA_ALIGN (right_pong, 4)
Int16 right_pong[I2S_DMA_BUFFER_SIZE];
CSL_DmaRegsOvly dma_reg;
void i2s dma init( void )
{
    CSL_Status
                        status;
    // Configure I2S
    CSL I2sHandle i2sHandle;
    I2S Config i2sConfig;
    i2sHandle = I2S_open(I2S_INSTANCE2, DMA_INTERRUPT, I2S_CHAN_STERE0);
```

/\* Set the value for the configure structure \*/

i2sConfig.dataFormat = I2S DATAFORMAT LJUST; i2sConfig.dataType = I2S STEREO ENABLE; i2sConfig.loopBackMode = I2S\_LOOPBACK\_DISABLE; i2sConfig.fsPol = I2S FSPOL LOW; i2sConfig.clkPol = I2S\_RISING\_EDGE; //I2S\_FALLING\_EDGE; i2sConfig.datadelay = I2S DATADELAY ONEBIT; = I2S\_DATAPACK\_DISABLE; i2sConfig.datapack i2sConfig.signext = I2S SIGNEXT DISABLE; = I2S\_WORDLEN\_16; i2sConfig.wordLen i2sConfig.i2sMode = I2S\_SLAVE; i2sConfig.clkDiv = I2S\_CLKDIV2; // don't care for slave mode = I2S\_FSDIV32; // don't care for slave mode i2sConfig.fsDiv i2sConfig.FError = I2S FSERROR DISABLE; i2sConfig.OuError = I2S\_OUERROR\_DISABLE; status = I2S\_setup(i2sHandle, &i2sConfig); CSL I2S2\_REGS->I2SINTMASK &= 0xFF80; I2S\_transEnable(i2sHandle, TRUE); // Init DMA status = DMA\_init(); /\* Set the reset clock cycle \*/ CSL FINS(CSL SYSCTRL REGS->PSRCR, SYS PSRCR COUNT, CSL DMA RESET CLOCK CYCLE); CSL\_FINST(CSL\_SYSCTRL\_REGS->PRCR, SYS\_PRCR\_DMA\_RST, RST); /\* Enable the corresponding DMA clock from PCGCR Registers \*/ CSL\_FINST(CSL\_SYSCTRL\_REGS->PCGCR1, SYS\_PCGCR1\_DMA0CG, ACTIVE); CSL\_FINST(CSL\_SYSCTRL\_REGS->PCGCR2, SYS\_PCGCR2\_DMA1CG, ACTIVE); CSL\_FINST(CSL\_SYSCTRL\_REGS->PCGCR2, SYS\_PCGCR2\_DMA2CG, ACTIVE); CSL\_FINST(CSL\_SYSCTRL\_REGS->PCGCR2, SYS\_PCGCR2\_DMA3CG, ACTIVE); /\* enable ch4 DMA interrupts \*/ CSL\_SYSCTRL\_REGS->DMAIER = 0x0010; /\* Clear all DMA interrupt flags \*/ CSL SYSCTRL REGS->DMAIFR = 0xFFFF; //IRQ\_clear(DMA\_EVENT);. // Configure DMA // Left DMA config CSL DMA Handle left dmaHandle; CSL DMA Config left dmaConfig; CSL\_DMA\_ChannelObj left\_dmaChannelObj; left dmaConfig.pingPongMode = CSL DMA PING PONG ENABLE; left dmaConfig.autoMode = CSL DMA AUTORELOAD ENABLE; left dmaConfig.burstLen = CSL DMA TXBURST 1WORD; left dmaConfig.trigger = CSL DMA EVENT TRIGGER; left\_dmaConfig.dmaEvt = CSL\_DMA\_EVT\_I2S2\_TX;

```
left dmaConfig.dmaInt
                                = CSL DMA INTERRUPT ENABLE;
    left dmaConfig.chanDir
                                = CSL DMA WRITE;
    left dmaConfig.trfType
                                = CSL DMA TRANSFER IO MEMORY;
    left dmaConfig.dataLen
                                = I2S DMA BUFFER SIZE * 4;
    left dmaConfig.srcAddr
                                = (Uint32)left_ping;
    left dmaConfig.destAddr
                                = (Uint32)0x2A08;
    left dmaHandle = DMA open(CSL DMA CHAN4, &left dmaChannelObj, &status);
    DMA_config(left_dmaHandle, &left_dmaConfig);
    dma_reg = left_dmaHandle->dmaRegs;
    DMA_start(left_dmaHandle);
    // Left DMA config
    CSL_DMA_Handle
                        right_dmaHandle;
    CSL_DMA_Config
                        right_dmaConfig;
    CSL_DMA_ChannelObj
                        right_dmaChannelObj;
    right_dmaConfig.pingPongMode = CSL_DMA_PING_PONG_ENABLE;
    right dmaConfig.autoMode
                                 = CSL DMA AUTORELOAD ENABLE;
    right_dmaConfig.burstLen
                                 = CSL_DMA_TXBURST_1WORD;
    right_dmaConfig.trigger
                                 = CSL_DMA_EVENT_TRIGGER;
    right dmaConfig.dmaEvt
                                 = CSL DMA EVT I2S2 TX;
    right dmaConfig.dmaInt
                                 = CSL DMA INTERRUPT DISABLE; // rely on
        iterrupt from left
    right dmaConfig.chanDir
                                 = CSL DMA WRITE;
                                 = CSL_DMA_TRANSFER_IO_MEMORY;
    right dmaConfig.trfType
    right dmaConfig.dataLen
                                 = I2S_DMA_BUFFER_SIZE * 4;
    right dmaConfig.srcAddr
                                 = (Uint32)right_ping;
    right dmaConfig.destAddr
                                 = (Uint32)0x2A0C;
    right_dmaHandle = DMA_open(CSL_DMA_CHAN5, &right_dmaChannelObj, &status);
    DMA config(right dmaHandle, &right dmaConfig);
    dma_reg = right_dmaHandle->dmaRegs;
    DMA_start(right_dmaHandle);
    /* Clear DMA Interrupt Flags */
    IRQ_clear(DMA_EVENT);
    /* Enable DMA Interrupt */
    IRQ_enable(DMA_EVENT);
void dma isr(void) {
    if (CSL SYSCTRL REGS->DMAIFR & 0x0010) { // ch4 interrupt, left channel
        SEM post(&ping pong sem);
        CSL_SYSCTRL_REGS->DMAIFR |= 0x0010; // clear interrupt
    } else {
        while(1);
    }
```

```
/*

* i2s_dma.h

*

* Created on: May 8, 2017

* Author: evan

*/
```

```
#ifndef I2S_DMA_H_
#define I2S_DMA_H_
#include "csl_dma.h"
```

```
void i2s_dma_init( void );
void dma_isr(void);
```

```
#endif /* I2S_DMA_H_ */
```

```
/* Standard C includes */
#include <stdio.h>
/* DSP/BIOS headers */
#include <std.h>
#include "hellocfg.h"
/* ezDSP C5535 board specific headers */
#include "ezdsp5535.h"
#include "ezdsp5535_i2c.h"
/* C55xx chip support library headers */
#include "csl_pll.h"
#include "csl_general.h"
#include "csl_pllAux.h"
/* Danalog headers */
#include "pconfig/aic3204.h"
#include "pconfig/i2s_dma.h"
#include "pconfig/spi_config.h"
#include "io/midi gueue.h"
PLL Obj pllObj;
PLL Config pllCfg1;
PLL Handle hPll;
PLL Config pllCfg 12p288MHz = \{0x8173, 0x8000, 0x0806, 0x0000\};
PLL_Config pllCfg_40MHz
                                  = \{0 \times 8988, 0 \times 8000, 0 \times 0806, 0 \times 0201\};
PLL_Config pllCfg_60MHz
                                  = \{0 \times 8724, 0 \times 8000, 0 \times 0806, 0 \times 0000\};
                                  = \{0 \times 88 \text{ED}, 0 \times 8000, 0 \times 0806, 0 \times 0000\};
PLL_Config pllCfg_75MHz
PLL_Config pllCfg_100MHz
                                  = \{0 \times 8BE8, 0 \times 8000, 0 \times 0806, 0 \times 0000\};
PLL Config pllCfg 120MHz
                                  = \{0 \times 8E4A, 0 \times 8000, 0 \times 0806, 0 \times 0000\};
//PLL_Config pllCfg_12p288MHz = {0x82ED, 0x8000, 0x0806, 0x0200};
//PLL Config pllCfg 40MHz
                                     = \{0 \times 8262, 0 \times 8000, 0 \times 0806, 0 \times 0300\};
//PLL_Config pllCfg_60MHz
                                     = \{0 \times 81C8, 0 \times 8000, 0 \times 0806, 0 \times 0000\};
//PLL Config pllCfg 75MHz
                                     = \{0 \times 823B, 0 \times 9000, 0 \times 0806, 0 \times 0000\};
                                     = \{0 \times 82 FA, 0 \times 8000, 0 \times 0806, 0 \times 0000\};
//PLL Config pllCfg 100MHz
//PLL_Config pllCfg_120MHz
                                     = \{0 \times 8392, 0 \times A000, 0 \times 0806, 0 \times 0000\};
PLL Config *pConfigInfo;
                                       (1)
#define CSL TEST FAILED
#define CSL TEST PASSED
                                       (0)
Void main()
{
     printf("Initializing bsl\n");
```

```
EZDSP5535 init();
/**** PLL init *****/
CSL Status status;
status = PLL init(&pll0bj, CSL PLL INST 0);
if(CSL SOK != status)
{
   printf("PLL init failed \n");
   return (status);
}
hPll = (PLL Handle)(&pllObj);
PLL_reset(hPll);
status = PLL_bypass(hPll);
if(CSL_SOK != status)
{
   printf("PLL bypass failed:%d\n",CSL_ESYS_BADHANDLE);
   return(status);
}
/* Configure the PLL for 60MHz */
pConfigInfo = &pllCfg 120MHz;
status = PLL_config (hPll, pConfigInfo);
if(CSL SOK != status)
{
   printf("PLL config failed\n");
   return(status);
}
status = PLL_getConfig(hPll, &pllCfq1);
if(status != CSL SOK)
{
    printf("TEST FAILED: PLL get config... Failed.\n");
    printf ("Reason: PLL_getConfig failed. [status = 0x%x].\n", status);
    return(status);
}
printf("REGISTER --- CONFIG VALUES\n");
printf("%04x --- %04x\n",pllCfg1.PLLCNTL1,hPll->pllConfig->PLLCNTL1);
printf("%04x --- \%04x Test Lock Mon will get set after PLL is up\n",
       pllCfg1.PLLCNTL2, hPll->pllConfig->PLLCNTL2);
printf("%04x --- %04x\n",pllCfg1.PLLINCNTL,hPll->pllConfig->PLLINCNTL);
printf("%04x --- %04x\n",pllCfg1.PLLOUTCNTL,hPll->pllConfig->PLLOUTCNTL);
EZDSP5535 waitusec(4000);
status = PLL enable(hPll);
if(CSL_SOK != status)
{
   printf("PLL enable failed:%d\n",CSL_ESYS_BADHANDLE);
   return(status);
```

```
}
printf("Init i2c\n");
EZDSP5535_I2C_init();
printf("Initializing aic3204\n");
aic3204_init();
printf("Initializing dma with i2s");
i2s_dma_init();
printf("Initializing spi");
midi_buffer_init();
spi_init();
/* fall into DSP/BIOS idle loop */
```

95

```
/*
 * midi_queue.c
 *
   Created on: May 28, 2017
 *
        Author: evan
*
*/
#include "midi queue.h"
#include "../global_vars.h"
Uint16 writeLoc, readLoc;
MidiPacket midi_buffer[MIDI_BUFFER_SIZE];
void midi_buffer_init()
{
    writeLoc = 0;
    readLoc = 0;
}
void midi_buffer_write( MidiPacket p )
{
    midi_buffer[writeLoc] = p;
    writeLoc = (writeLoc + 1) % MIDI_BUFFER_SIZE;
}
MidiPacket midi buffer read( void )
{
    if (midi_buffer_size() == 0) {
        while (1); // tried to read from empty buffer
    }
    MidiPacket p = midi buffer[readLoc];
    readLoc = (readLoc + 1) % MIDI_BUFFER_SIZE;
    return p;
}
Uint16 midi_buffer_size( void )
{
    return (writeLoc - readLoc + MIDI_BUFFER_SIZE) % MIDI_BUFFER_SIZE;
}
```

```
/*
* midi_queue.h
*
* Created on: May 28, 2017
        Author: evan
*
*/
#ifndef MIDI_QUEUE_H_
#define MIDI_QUEUE_H_
#include "ezdsp5535.h"
#include "midi.h"
#define MIDI_BUFFER_SIZE 16
extern Uint16 writeLoc, readLoc;
void midi_buffer_init();
void midi_buffer_write( MidiPacket p );
MidiPacket midi_buffer_read( void );
Uint16 midi_buffer_size( void );
#endif /* MIDI_QUEUE_H_ */
```

```
/*
 * midi.c
 *
    Created on: May 29, 2017
 *
        Author: evan
 *
 */
#include "midi.h"
MidiCommand midi_packet_type(MidiPacket p)
{
    if (p.midi_cmd == 0x90) {
         return MIDI_NOTE_ON;
    }
    else if (p.midi_cmd == 0x80) {
        return MIDI_NOTE_OFF;
    }
    else {
         return MIDI_UNKNOWN;
    }
}
Int16 midi freq[88] = \{
         28, 29, 31, 33, 35, 37, 39, 41, 44, 46, 49, 52, 55, 58, 62, 65, 69, 73, 78, 82,
         87,93,98,104,110,117,124,131,139,147,156,165,175,185,196,208,
         220, 233, 247, 262, 277, 294, 311, 330, 349, 370, 392, 415, 440, 466, 494, 523,
         554, 587, 622, 659, 699, 740, 784, 831, 880, 932, 988, 1047, 1109, 1175, 1245,
         1319, 1397, 1480, 1568, 1661, 1760, 1865, 1976, 2093, 2218, 2349, 2489, 2637,
         2794, 2960, 3136, 3322, 3520, 3729, 3951, 4186
};
Int16 convert_to_freq(Uint16 midi_note) { // NOTE the signed types
    if (midi_note < 21 || midi_note > 108) {
         return 0;
    } else {
         return midi_freq[midi_note - 21];
    }
}
```

```
/*
 * midi_utils.h
 *
   Created on: May 29, 2017
 *
        Author: evan
 *
*/
#ifndef MIDI_UTILS_H_
#define MIDI_UTILS_H_
#include <std.h>
enum midi_cmd_type {
    MIDI_NOTE_ON,
    MIDI_NOTE_OFF,
    MIDI_UNKNOWN
};
typedef enum midi_cmd_type MidiCommand;
struct midi_packet_struct {
    Uint16 midi_cmd;
    Uint16 note_id;
    Uint16 velocity;
};
typedef struct midi_packet_struct MidiPacket;
MidiCommand midi_packet_type(MidiPacket);
Int16 convert_to_freq(Uint16 midi_note);
```

```
#endif /* MIDI_UTILS_H_ */
```

```
/*
 * ringbuf.c
 *
    Created on: May 31, 2017
 *
        Author: evan
*
*/
#include "ringbuf.h"
Int16 note_buf_head = 0;
FMNote note_buf[NOTE_BUF_LEN];
void add_note(MidiPacket *p, Int16 mod_ratio) {
    FMNote *n = &note_buf[note_buf_head];
    *n = midi_to_fm_note(p);
    sin_compute_params(&n->mod_sin, n->pitch * mod_ratio);
    sin_compute_params(&n->car_sin, n->pitch);
    note_buf_head = (note_buf_head + 1) % NOTE_BUF_LEN;
}
void release_note(MidiPacket *p) {
    Int16 i;
    for (i = 0; i < NOTE_BUF_LEN; i++) {</pre>
        FMNote *n =  anote buf[i];
        if (n->pitch == convert_to_freq(p->note_id)) {
            n->car_env.env_state = ENV_RELEASE;
            n->mod_env.env_state = ENV_RELEASE;
        }
    }
}
```

```
/*
 * ringbuf.h
 *
 * Created on: May 31, 2017
 * Author: evan
 */
#ifndef RINGBUF_H_
#define RINGBUF_H_
#include "fm.h"
#include "../io/midi.h"
#define NOTE_BUF_LEN 2
extern FMNote note_buf[NOTE_BUF_LEN];
void add_note(MidiPacket *p, Int16 mod_ratio);
void release_note(MidiPacket *p);
```

#endif /\* RINGBUF\_H\_ \*/

```
#include "singen.h"
/* Danalog headers */
#include "sintable.h"
void sin compute params(SinState *state, Int32 frequency) {
    state->frequency = frequency;
    state->step_delta = (frequency * 8192) / SAMPLE_RATE;
    state->position = 0;
}
Int16 _decompress_sin(Int16 index) {
    if (index > 8192|| index < 0) {
        printf("ERROR: Index out of range. index = %d", index);
11
        while(1);
    }
11
   if (index < SINTABLE LENGTH) {</pre>
11
        return sintable[index];
11
    }
   else if (index < SINTABLE LENGTH * 2) {</pre>
11
11
        index = SINTABLE_LENGTH - (index - SINTABLE_LENGTH) - 1;
11
        return sintable[index];
11
   }
11
   else if (index < SINTABLE LENGTH * 3) {</pre>
11
        index = index - 4096;
11
        return sneg(sintable[index]);
11
   }
// else {
11
        index = SINTABLE_LENGTH - (index - SINTABLE_LENGTH) - 1;
11
        return sneg(sintable[index]);
11
    }
    Int16 multiplier = 1;
    if (index >= 4096) {
        multiplier = -1;
        index = index - 4096;
    }
    if (index >= SINTABLE LENGTH) { // reflect 3999->2000 to 1999->0
        index = SINTABLE_LENGTH - (index - SINTABLE_LENGTH) - 1;
    }
    return sintable[index] * multiplier;
}
Int16 sin_gen(SinState *state, Int16 mod) {
    Int16 position mod;
    state->position = (state->step_delta + state->position) & 8191;
    position mod = (state->position + mod) & 8191;
    return decompress sin(position mod);
}
```

```
/*
* singen.h
*
* Created on: May 2, 2017
        Author: evan
*
*/
#ifndef SINGEN_H_
#define SINGEN_H_
#include "ezdsp5535.h"
#define SAMPLE_RATE 96000
struct sin_state {
    Int32 position;
    Int32 frequency;
    Int32 step_delta;
};
typedef struct sin_state SinState;
Int16 _decompress_sin(Int16 index);
Int16 sin_gen(SinState *state, Int16 mod);
void sin_compute_params(SinState *state, Int32 frequency);
```

#endif /\* SINGEN\_H\_ \*/

```
/*

* sintable.c

*

* Created on: May 2, 2017

* Author: evan

*/
```

#include "sintable.h"

const Int16 sintable[SINTABLE\_LENGTH] = {

0 25	50	75 10	1 1 2 4	151	174		
0, 20		70, 10.	1, 120	, 101,	1/0,	077	
201,	226, 2	51, 27.	/, 302	, 327,	352,	3//,	
402,	427, 4	53, 4/8	3, 503	, 528,	553,	5/8,	
603,	629, 6	54, 679	9, 704	, 729,	754,	779,	
805,	830, 8	55, 880	0, 905	, 930,	955,	980,	
1006,	1031,	1056,	1081,	1106,	1131,	1156,	1182,
1207,	1232,	1257,	1282,	1307,	1332,	1357,	1383,
1408,	1433,	1458,	1483,	1508,	1533,	1558,	1583,
1609,	1634,	1659,	1684,	1709,	1734,	1759,	1784,
1809,	1835,	1860,	1885,	1910,	1935,	1960,	1985,
2010,	2035,	2060,	2086,	2111,	2136,	2161,	2186,
2211,	2236,	2261,	2286,	2311,	2336,	2362,	2387,
2412,	2437	2462,	2487,	2512,	2537	2562,	2587,
2612	2637	2662	2687	2712	2738	2763	2788,
2813	2838	2863	2888	2913	2938	2963	2988
3013.	3038	3063,	3088	3113.	3138	3163.	3188,
3213.	3238	3263,	3288,	3313.	3338	3363,	3388,
3413.	3438	3463,	3488,	3513.	3538	3563,	3588
3613.	3638.	3663.	3688.	3713.	3738	3763.	3788.
3813.	3838,	3863,	3888,	3913.	3938	3963.	3988
4013.	4038	4063.	4088,	4113.	4138	4163.	4188,
4213.	4237.	4262.	4287.	4312.	4337	4362.	4387.
4412.	4437	4462.	4487	4512	4536	4561.	4586
4611	4636	4661	4686	4711.	4736	4760.	4785
4810.	4835	4860	4885	4910.	4935	4959	4984
5009	5034	5059	5084	5109	5133	5158.	5183
5208.	5233	5257	5282	5307.	5332	5357	5382
5406.	5431	5456	5481.	5505	5530	5555	5580
5605	5629	5654	5679	5704	5728	5753	5778
5803.	5827	5852	5877.	5902	5926	5951	5976.
6001	6025	6050	6075	6099	6124	6149	6174
6198	6223	6248	6272	6297	6322	6346	6371
6396	6420	6445	6470	6494	6519	6544	6568
6593	6617	6642	6667	6691	6716	6740	6765
6790	681/	6830	6863	6888	6013	6937	6962
6986	7011	7035	7060	7085	7100	713/	7158
7183	7207	7030,	7256	7000,	7305	7330	7354
7370	7/03	7/28	7452	7477	7503,	7526	7550
7575	7500	7624	76/2	7672	7607	7701	77/4
7770	7705	7810	7040	7869	7802	7017	70/.1
7044	7000	2017,	2044, 2020	8062	20721 2027	/7±// Q110	2126
2141	2125	8200	872/	8258	2727	01121 8307	01301 8331
0701	02001	0/0/	02341	02001	02021	0507	0531
0300,	03/7,	0404	0420,	0492,	04//	ODAT!	0020,

8550,	8574,	8598,	8622,	8647	7, 8671	, 8695	8719,	
8744,	8768,	8792,	8816,	8846	9, 8865	5, 8889	8913,	
8937	8961,	8986,	9010,	9034	4, 9058	3, 9082	9106,	
9131	9155,	9179	9203	9227	7, 9251	9275	9299	
9324.	9348	9372	9396	9426	9444	9468	9492	
9516.	9540.	9564	9588	9612	2 9637	7. 9661	9685	
9709	9733	9757	9781	980	5, 9829	9853	9877	
9901	9924	9948	9972	9996	5, 1002	0, 100	44. 1006	8.
10092	10116	1014	0.10	164	10188	10212	10235	10259
10283	10307	1033	1 10	3255	10370	10/03	10/26	10/50
10/7/	10/02	1053	$10^{-1}$	546	10560	10503	10420,	10400,
104/4,	10470	1071	2 10	726	10760	10792	10017,	10041,
1005/	10000	1000	$\frac{1}{2}$	026	10040	10072	10007	110001,
110//	11040	1100	12, 10	115	11120	11140	, 10997, 11104	11210
11044,	11000	, 1109	1, 11	.115,	11239	1102	, 11100,	11210,
11233,	11257	, 1128		.304,	11328,	11351	, 113/5,	11398,
11422,	11446	, 1140	9, 11	.493,	11510,	11540	, 11563,	1158/,
11610,	11634	, 1165	7, 11	.681,	11/04,	11/28	, 11/51,	11//5,
11/98,	11822	, 1184	5, 11	.869,	11892,	11915	, 11939,	11962,
11986,	12009	, 1203	32, 12	2056,	120/9,	12103	, 12126,	12149,
12173,	12196	, 1221	.9, 12	2243,	12266,	12289	, 12313,	12336,
12359,	12382	, 1240	06, 12	2429,	12452,	12475	, 12499,	12522,
12545,	12568	, 1259	2, 12	2615,	12638,	12661	, 12684,	12708,
12731,	12754	, 1277	7, 12	2800,	12823,	12847	, 12870,	12893,
12916,	12939	, 1296	2, 12	2985,	13008,	13031	, 13054,	13077,
13101,	13124	, 1314	7, 13	3170,	13193,	13216	, 13239,	13262,
13285,	13308	, 1333	31, 13	3354,	13377,	13399	, 13422,	13445,
13468,	13491	, 1351	.4, 13	3537,	13560,	13583	, 13606,	13629,
13651,	13674	, 1369	7, 13	3720,	13743,	13766	, 13788,	13811,
13834,	13857	, 1388	80, 13	3902,	13925,	13948	, 13971,	13993,
14016,	14039	, 1406	2, 14	,084	14107,	14130	, 14152,	14175,
14198,	14220	, 1424	3, 14	266,	14288,	14311	14333,	14356,
14379,	14401	, 1442	4, 14	446,	14469	14492	14514,	14537,
14559,	14582	, 1460	4, 14	627,	14649	14672	14694,	14717,
14739	14762	, 1478	84, 14	806,	14829	14851	14874,	14896,
14918,	14941	, 1496	3, 14	986,	15008,	15030	15053	15075,
15097	15120	. 1514	2. 15	5164	15186	15209	15231	15253
15276	15298	1532	0. 15	342.	15364	15387	15409	15431.
15453	15475	1549	8. 15	520.	15542	15564	15586	15608
15630	15652	1567	4. 15	697.	15719	15741	15763	15785
15807	15829	1585	1 15	873	15895	15917	15939	15961
15983	16005	1602	7. 16	648	16070	16092	16114	16136.
16158.	16180	. 1620	12.16	224	16245	16267	16289	16311.
16333	16354	1637	6. 16	398	16420	16442	16463	16485
16507	16528	1655	0, 16	572	16594	16615	16637	16659
16680	16702	1672	16, 16	745	16767	16788	16810	16831
16853	16875	1680	16 16	010	16030	16061	16082	1700/
17025	170/7	1706	0, 10	7000 7000	17111	17122	17154	17175
17107	1704/	1700	0, 17	070	17000	1720/	17225	172/4
17240	17200	17/1	0, 17	201,	17/52	17/7/	17605	17540
17520	17550	1750	-υ, <u>τ</u> /	4321	17400	174/4	17470 17445	17404
17707	17700	, 1/08	ο, 1/ ο 17		17700	17044	17000,	17055
1707/	17007	, 1//5		$\gamma \gamma \perp$	170/4	17000	10000	1000/
1/8/6,	T/8A/	, 1/91	.7, 1/	740,	1/901,	T1485	, TQ003'	10024,
10045,	10000	, 1808	18	STAR'	18129,	10247	10007	18191,
10272,	18233	, 1825	18	52/5,	18296,	1831/	1053/,	10505,
183/9,	18400	, 1842	18	3441, X 07	18462,	18483	, 18504,	18525,
18545,	18566	, 1858	3/, 18	360/	18628,	18649	, 18669,	18690,

40744	40704	40750	40770	40700	4004/	4000/	40055
18/11,	18/31,	18/52,	18//3,	18/93,	18814,	18834,	18855,
188/6,	18896,	1891/,	1893/,	18958,	189/8,	18999,	19019,
19040,	19060,	19081,	19101,	19121,	19142,	19162,	19183,
19203,	19223,	19244,	19264,	19284,	19305,	19325,	19345,
19366,	19386,	19406,	19426,	19447,	19467,	19487,	19507,
19527,	19548,	19568,	19588,	19608,	19628,	19648,	19669,
19689.	19709.	19729	19749.	19769	19789	19809	19829
19849	19869	19889	19909	19929	19949	19969	19989
20009	20029	20049	20068	20088	20108	20128	20148
20168	20027	20047	20000	20000	20200	20220	201407
20100,	20107	20207,	20227	20247,	20207,	20200,	20000
20320,	20340,	20305,	20300,	20405,	20424,	20444,	20404,
20403,	20503,	20522,	20542,	20002,	20001,	20001,	20020,
20640,	20659,	20679,	20698,	20/18,	20/3/,	20/5/,	20//0,
20/96,	20815,	20835,	20854,	208/3,	20893,	20912,	20931,
20951,	20970,	20989,	21009,	21028,	21047,	21067,	21086,
21105,	21124,	21143,	21163,	21182,	21201,	21220,	21239,
21258,	21278,	21297,	21316,	21335,	21354,	21373,	21392,
21411,	21430,	21449,	21468,	21487,	21506,	21525,	21544,
21563,	21582,	21601,	21620,	21639,	21658,	21676,	21695,
21714,	21733,	21752,	21770,	21789,	21808,	21827,	21846,
21864.	21883	21902	21920	21939	21958	21976	21995
22014.	22032	22051	22070.	22088	22107.	22125.	22144.
22162	22181	22199.	22218	22236	22255	22273.	22292
22310	22328	22347	22365	22200	22402	22420	22439
22010	22020	22047	225007	22530	22402	22567	22585
22407	224/01	22474,	22012,	22000	220401	22307	22303,
22003	22021	22037	220001	22070	220741	22/12/	22/30
22/40	22700,	22/04	22002	22020	22037	22007	220/01
22073	22911,	229291	22940,	22904	22702	23000,	23010,
23030,	23054,	23072,	23090,	23107,	23125,	23143,	23101,
231/9,	23196,	23214,	23232,	23250,	23267,	23285,	23303,
23320,	23338,	23356,	233/3,	23391,	23409,	23426,	23444,
23461,	23479,	23496,	23514,	23531,	23549,	23566,	23584,
23601,	23619,	23636,	23654,	236/1,	23688,	23/06,	23/23,
23740,	23758,	23775,	23792,	23810,	23827,	23844,	23861,
23879,	23896,	23913,	23930,	23947,	23964,	23982,	23999,
24016,	24033,	24050,	24067,	24084,	24101,	24118,	24135,
24152,	24169,	24186,	24203,	24220,	24237,	24254,	24271,
24288,	24305,	24321,	24338,	24355,	24372,	24389,	24406,
24422,	24439,	24456,	24473,	24489,	24506,	24523,	24539,
24556,	24573,	24589,	24606,	24622,	24639,	24656,	24672,
24689,	24705,	24722,	24738,	24755,	24771,	24788,	24804,
24820,	24837	24853,	24870	24886,	24902	24919	24935
24951.	24968	24984	25000	25016.	25033	25049	25065.
25081	25097	25114	25130	25146	25162	25178	25194
25210	25226	25242	25258	25274	25290	25306	25322
25338	25354	25370	25386	25402	25418	25434	25449
25465	25681	25407	25513	25528	25544	25560	25576
25501	25401,	25477	25628	25520,	25670	25500,	255701
20071 <sub>1</sub>	25007	25025,	25050	25054	25070	25005	25701
20/1/ 250/1/	20/021	20/40/ 05070	20/001	20777	25/74	200101	20020
20041,	20000	200/2,	2000/,	20702,	704TQ1	20733,	20747
25964,	259/9,	25995,	20010,	20025,	20040,	20056,	200/1,
26086,	26101,	2611/,	26132,	2614/	26162,	261//,	26192,
26207,	26222,	26237,	26253,	26268,	26283,	26298,	26313,
26328,	26343,	26357,	26372,	26387,	26402,	26417,	26432,
26447,	26462,	26477,	26491,	26506,	26521,	26536,	26550,
26565,	26580,	26595,	26609,	26624,	26639,	26653,	26668,

26682,	26697,	26712,	26726,	26741,	26755,	26770,	26784,
26799,	26813,	26828,	26842,	26856,	26871,	26885,	26900,
26914,	26928,	26943,	26957,	26971,	26985,	27000,	27014,
27028,	27042,	27056,	27071,	27085,	27099,	27113,	27127,
27141,	27155,	27169,	27183,	27198,	27212,	27226,	27240,
27253.	27267.	27281	27295	27309	27323	27337	27351
27365	27378	27392	27406	27420	27434	27447	27461
27475	27488	27502	27516	27529	27543	27557	27570
27584	27597	27611	27625	27638	27652	27665	27678.
27692	27705	27719	27732	27746	27759	27772	27786
27700	27812	27826	27830	27852	27865	27870	27802
27005	27012,	27020,	27037	27052	27000,	2708/	27072,
27700,	277101	27751	2/744	27757	2/7/1	27704,	2/77/
20010	20023	20030	20047	20002	20075	20000	201011
20114,	2012/,	20137	201021	20100	201/01	20191,	20204,
20210,	20229,	20242	28200,	20207	20200,	20293,	20300,
28318,	28331,	28343	28350,	28309	28381,	28394,	28400,
28419,	28431,	28444,	28456,	28469,	28481,	28494,	28506,
28518,	28531,	28543,	28556,	28568,	28580,	28592,	28605,
2861/,	28629,	28641,	28654,	28666,	286/8,	28690,	28/02,
28714,	28727,	28739,	28751,	28763,	28775,	28787,	28799,
28811,	28823,	28835,	28847,	28859,	28870,	28882,	28894,
28906,	28918,	28930,	28942,	28953,	28965,	28977,	28989,
29000,	29012,	29024,	29035,	29047,	29059,	29070,	29082,
29093,	29105,	29116,	29128,	29139,	29151,	29162,	29174,
29185,	29197,	29208,	29220,	29231,	29242,	29254,	29265,
29276,	29288,	29299,	29310,	29321,	29332,	29344,	29355,
29366,	29377,	29388,	29399,	29410,	29422,	29433,	29444,
29455,	29466,	29477	29488,	29499	29510,	29520,	29531,
29542,	29553,	29564,	29575,	29586,	29596,	29607,	29618,
29629,	29639	29650,	29661,	29672,	29682,	29693,	29703,
29714.	29725	29735.	29746.	29756	29767.	29777.	29788.
29798.	29809	29819.	29830.	29840	29850	29861	29871.
29881	29892	29902.	29912	29923.	29933.	29943	29953
29963	29974	29984	29994	30004	30014	30024	30034
30044	30054	30064	30074	30084	30094	30104	30114
30124	30134	30144	30154	30163	30173	30183	30103
30203	30212	30227	30232	30261	30251	30261	30270
30200,	30212,	302227	30202,	30241	30201	30201,	302/07
30256	30270,	30277	30307,	303070	30/03	30/13	30/22
20/21	20//1	20/50	20/50	20/40	20403	20/.07	20/06
20505	20515	30450 <sub>1</sub>	30437	205407	20551	205407	20540
30505,	30513,	30524,	30333, 2040E	2042	30331,	30300,	30309,
305/0,	30567	30590,	30005,	30014,	30023,	30032,	30041,
30650,	30059,	30008,	306//,	30685,	30694,	30/03,	30/12,
30/21,	30729,	30/38,	30/4/,	30/55,	30/64,	30//3,	30/81,
30/90,	30/99,	30807,	30816,	30824,	30833,	30841,	30850,
30858,	30867,	308/5,	30883,	30892,	30900,	30909,	3091/,
30925,	30934,	30942,	30950,	30958,	30967,	30975,	30983,
30991,	30999,	31007,	31016,	31024,	31032,	31040,	31048,
31056,	31064,	31072,	31080,	31088,	31096,	31104,	31112,
31119,	31127,	31135,	31143,	31151,	31159,	31166,	31174,
31182,	31190,	31197,	31205,	31213,	31220,	31228,	31235,
31243,	31251,	31258,	31266,	31273,	31281,	31288,	31296,
31303,	31311,	31318,	31325,	31333,	31340,	31347,	31355,
31362,	31369,	31377,	31384,	31391,	31398,	31405,	31413,
31420,	31427,	31434,	31441,	31448,	31455,	31462,	31469,
31476,	31483,	31490,	31497,	31504,	31511,	31518,	31525,
31531,	31538,	31545,	31552,	31559,	31565,	31572,	31579,
--------	--------	--------	--------	--------	--------	--------	--------
31586,	31592,	31599,	31606,	31612,	31619,	31625,	31632,
31639,	31645,	31652,	31658,	31665,	31671,	31677,	31684,
31690,	31697	31703,	31709,	31716,	31722,	31728,	31735,
31741,	31747	31753,	31759,	31766,	31772	31778,	31784,
31790,	31796,	31802,	31808,	31814,	31820,	31826,	31832,
31838,	31844,	31850,	31856,	31862,	31868,	31874,	31879,
31885,	31891,	31897,	31903,	31908,	31914,	31920,	31925,
31931,	31937,	31942,	31948,	31953,	31959,	31965,	31970,
31976,	31981,	31987,	31992	31997	32003,	32008,	32014,
32019,	32024,	32030,	32035,	32040,	32045,	32051,	32056,
32061,	32066,	32071,	32077,	32082,	32087,	32092,	32097,
32102,	32107,	32112,	32117,	32122,	32127,	32132,	32137,
32142,	32147,	32151,	32156,	32161,	32166,	32171,	32175,
32180,	32185,	32190,	32194,	32199,	32204,	32208,	32213,
32217,	32222,	32227,	32231,	32236,	32240,	32245,	32249,
32254,	32258,	32262,	32267,	32271,	32275,	32280,	32284,
32288,	32293,	32297,	32301,	32305,	32310,	32314,	32318,
32322,	32326,	32330,	32334,	32338,	32342,	32346,	32350,
32354,	32358,	32362,	32366,	32370,	32374,	32378,	32382,
32386,	32390,	32393,	32397,	32401,	32405,	32408,	32412,
32416,	32419,	32423,	32427,	32430,	32434,	32437,	32441,
32444,	32448,	32451,	32455,	32458,	32462,	32465,	32469,
32472,	32475,	32479,	32482,	32485,	32489,	32492,	32495,
32498,	32502,	32505,	32508,	32511,	32514,	32517,	32520,
32523,	32526,	32529,	32533,	32535,	32538,	32541,	32544,
32547,	32550,	32553,	32556,	32559,	32562,	32564,	32567,
32570,	32573,	32575,	32578,	32581,	32583,	32586,	32589,
32591,	32594,	32596,	32599,	32602,	32604,	32607,	32609,
32612,	32614,	32616,	32619,	32621,	32624,	32626,	32628,
32630,	32633,	32635,	32637,	32639,	32642,	32644,	32646,
32648,	32650,	32652,	32655,	32657,	32659,	32661,	32663,
32665,	32667,	32669,	32671,	32672,	32674,	32676,	32678,
32680,	32682,	32684,	32685,	32687,	32689,	32691,	32692,
32694,	32696,	32697,	32699,	32701,	32702,	32704,	32705,
32707,	32708,	32710,	32711,	32713,	32714,	32716,	32717,
32718,	32720,	32721,	32722,	32724,	32725,	32726,	32727,
32729,	32730,	32731,	32732,	32733,	32735,	32736,	32737,
32738,	32739,	32740,	32741,	32742,	32743,	32744,	32745,
32746,	32747,	32747,	32748,	32749,	32750,	32751,	32752,
32752,	32753,	32754,	32754,	32755,	32756,	32756,	32757,
32758,	32758,	32759,	32759,	32760,	32760,	32761,	32761,
32762,	32762,	32763,	32763,	32764,	32764,	32764,	32765,
32765,	32765,	32765,	32766,	32766,	32766,	32766,	32766,
32767,	32767,	32767,	32767,	32767,	32767,	32767,	32767,

};

```
/*
 * sintable.h
 *
 * Created on: May 1, 2017
 * Author: evan
 */
#ifndef SINTABLE_H_
#define SINTABLE_H_
```

#include "ezdsp5535.h"

#define SINTABLE\_LENGTH 2048

extern const Int16 sintable[SINTABLE\_LENGTH];

#endif /\* SINTABLE\_H\_ \*/

```
/*
 * spi_config.c
 *
   Created on: May 25, 2017
 *
       Author: evan
 *
*/
#include "spi config.h"
#include "csl_gpio.h"
#include "../global_vars.h"
#define SPI RW WAIT 100
SPI_Config
               spi_hwConfig;
// SPI data containers
Uint16 encoders[19];
Uint16 pots[8];
Uint16 switches;
Uint16 midi[3];
void spi init( void ) {
    Configure SPI peripheral
    *
                                   *
    // Copy and paste from CSL, but changed
    // pin multiplexing mode to PPMODE MODE6
   volatile Uint16 delay;
   ioport volatile CSL_SysRegs *sysRegs;
    sysRegs = (CSL_SysRegs *)CSL_SYSCTRL_REGS;
11
   CSL_FINS(sysRegs->PCGCR1, SYS_PCGCR1_SPICG, CSL_SYS_PCGCR1_SPICG_ACTIVE);
11
11
   /* Value of 'Reset Counter' */
11
   CSL_FINS(sysRegs->PSRCR, SYS_PSRCR_COUNT, 0x20);
11
   CSL_FINS(sysRegs->PRCR, SYS_PRCR_PG4_RST, CSL_SYS_PRCR_PG4_RST_RST);
11
    for(delay = 0; delay < 100; delay++);</pre>
   CSL_FINS(sysRegs->EBSR, SYS_EBSR_PPMODE, CSL_SYS_EBSR_PPMODE_MODE1);
   // End of CSL copy paste
   hSpi = &SPI_Instance;
   hSpi->mode = SPI CS NUM 1;
   hSpi->opMode = SPI POLLING MODE;
    spi hwConfig.spiClkDiv = 25;
    spi hwConfig.wLen
                           = SPI WORD LENGTH 8;
    spi_hwConfig.frLen
                           = 1;
    spi hwConfig.wcEnable
                           = SPI WORD IRQ DISABLE;
    spi hwConfig.fcEnable
                           = SPI_FRAME_IRQ_DISABLE;
    spi hwConfig.csNum
                           = SPI CS NUM 1;
```

```
spi_hwConfig.dataDelay = SPI_DATA_DLY_0;
    spi_hwConfig.csPol = SPI_CSP_ACTIVE_LOW;
spi_hwConfig.clkPol = SPI_CLKP_LOW_AT_IDLE;
spi_hwConfig.clkPh = SPI_CLK_PH_RISE_EDGE;
    SPI config(hSpi, &spi hwConfig);
    Enable level shifter (set OE high)
    *
                                                  *
           GPIO pin 13
    *
                                                  *
    CSL GpioObj
                   gpioObj;
    CSL_GpioObj
                   *hGpio;
    CSL_Status
                   status;
    hGpio = GPIO_open(&gpioObj, &status);
    CSL_GpioPinConfig
                         config;
    config.pinNum
                  = CSL GPIO PIN13;
    config.direction = CSL_GPI0_DIR_OUTPUT;
    config.trigger = CSL_GPI0_TRIG_CLEAR_EDGE;
    GPIO_configBit(hGpio, &config);
    GPIO write(hGpio, CSL GPIO PIN13, 1);
}
void spi write( Uint16 *write buf, Uint16 buf len ) {
    // set frame length
    CSL FINS(CSL SPI REGS->SPICMD1, SPI SPICMD1 FLEN, buf len-1);
    //SPI_write(hSpi, write_buf, buf_len);
    // swipped from cls spi.c SPI read
    volatile Uint16
                        bufIndex;
    Uint16 spiStatusReg;
    volatile Uint16
                        spiBusyStatus;
    volatile Uint16
                        spiWcStaus;
    volatile Uint16
                        delay;
    /* Write Word length set by the user */
    bufIndex = 0;
    while(bufIndex < buf len)</pre>
    {
        CSL_SPI_REGS->SPIDR2 = (Uint16)(write_buf[bufIndex] << 0x08);
        CSL_SPI_REGS \rightarrow SPIDR1 = 0 \times 0000;
        bufIndex++;
        /* Set command for Writting to registers */
        CSL_FINS(CSL_SPI_REGS->SPICMD2, SPI_SPICMD2_CMD, SPI_WRITE_CMD);
        for(delay = 0; delay < SPI_RW_WAIT; delay++);</pre>
        do
        {
            spiStatusReg = CSL SPI REGS->SPISTAT1;
            spiBusyStatus = (spiStatusReg & CSL_SPI_SPISTAT1_BSY_MASK);
            spiWcStaus = (spiStatusReg & CSL SPI SPISTAT1 CC MASK);
```

```
}while((spiBusyStatus == CSL_SPI_SPISTAT1_BSY_BUSY) &&
                (spiWcStaus != CSL SPI SPISTAT1 CC MASK));
    }
}
void spi read( Uint16 *read buf, Uint16 buf len ) {
    // set frame length
    CSL_FINS(CSL_SPI_REGS->SPICMD1, SPI_SPICMD1_FLEN, buf_len-1);
    // swipped from cls_spi.c SPI_read
    volatile Uint16
                        bufIndex;
            spiStatusReg;
    Int16
    volatile Int16 spiBusyStatus;
    volatile Int16 spiWcStaus;
    volatile Uint16 delay;
    bufIndex = 0;
    /* Read Word length set by the user */
    while(bufIndex < buf_len)</pre>
    {
        // Clear spi data regs
        CSL SPI REGS->SPIDR1 = 0;
        CSL_SPI_REGS->SPIDR2 = 0;
        /* Set command for reading buffer */
        CSL_FINS(CSL_SPI_REGS->SPICMD2, SPI_SPICMD2_CMD,
                                         CSL SPI SPICMD2 CMD READ);
        for(delay = 0; delay < SPI_RW_WAIT; delay++);</pre>
        do
        {
            spiStatusReg = CSL_SPI_REGS->SPISTAT1;
            spiBusyStatus = (spiStatusReg & CSL_SPI_SPISTAT1_BSY_MASK);
            spiWcStaus = (spiStatusReg & CSL_SPI_SPISTAT1_CC_MASK);
        } while ((spiBusyStatus == CSL_SPI_SPISTAT1_BSY_BUSY) &&
                (spiWcStaus != CSL_SPI_SPISTAT1_CC_MASK));
        // read data
        read buf[bufIndex] = (CSL SPI REGS->SPIDR1 & 0xFF);
        bufIndex++;
    }
}
```

```
/*
* spi_config.h
*
* Created on: May 25, 2017
       Author: evan
*
*/
#ifndef SPI_CONFIG_H_
#define SPI_CONFIG_H_
#include "csl_spi.h"
#define SPI_MIDI_CMD 0x01
#define SPI_ENC_CMD
                    0x02
#define SPI_POT_CMD 0x03
#define SPI_SWT_CMD 0x04
extern CSL_SpiHandle
                        hSpi;
extern SPI_Config
                        spi_hwConfig;
void spi_init( void );
void spi_write( Uint16 *write_buf, Uint16 buf_len );
void spi_read( Uint16 *read_buf, Uint16 buf_len );
```

```
#endif /* SPI_CONFIG_H_ */
```

## ATMega directory structure

SPI.c SPI.h SynthMux.c SynthMux.h encoder.c encoder.h k25m.c k25m.h lcd.c lcd.h main.c main.hex makefile midi.c midi.h potadc.c potadc.h serial\_usb.c

```
#include "encoder.h"
#include <avr/io.h>
void check_encoder(Encoder* enc) {
    if ((*enc->a port & enc->a pin) == enc->a pin && enc->timer != 0 ) {
      enc->timer--;
    }
    if ((*enc->a_port & enc->a_pin) == 0 && enc->timer == 0) {
      if ((*enc->b_port & enc->b_pin) == 0) {
        enc->count--;
      } else {
        enc->count++;
      }
      enc -> timer = 4;
    }
}
void encoder init(void) {
  DDRE &= ~((1<<ENC_SYNTH_PRESET_A)|(1<<ENC_SYNTH_PRESET_B));</pre>
  DDRL &= \sim(0 \times FF); // entire port L
  DDRD &= \sim((1 < ENC FX2 SELECT B));
  DDRG &= \sim((1 << ENC FX2 PARAM 3 B))(1 << ENC FX2 SELECT A))(1 << ENC FX2 PARAM 3 A)
      );
  DDRC &= ~(0xFF); // entire port C
  DDRA &= \sim(0 \times FF); // entire port A
  DDRK &= ~(0xFF); // entire port k
  // Set pull ups
  PORTE |= (1<<ENC_SYNTH_PRESET_A)|(1<<ENC_SYNTH_PRESET_B);</pre>
  PORTL |= 0xFF; // entire port L
  PORTD |= (1<<ENC_FX2_SELECT_B);</pre>
  PORTG |= (1<<ENC_FX2_PARAM_3_B) | (1<<ENC_FX2_SELECT_A) | (1<<ENC_FX2_PARAM_3_A);</pre>
  PORTC |= 0xFF; // entire port C
  PORTA |= 0xFF; // entire port A
  PORTK |= 0xFF; // entire port k
  encoders[0].a pin = 1<<ENC FX1 SELECT A;
  encoders[0].b_pin = 1<<ENC_FX1_SELECT_B;</pre>
  encoders[0].a port = &PINC;
  encoders[0].b_port = &PINC;
  encoders[1].a_pin = 1<<ENC_FX1_PARAM_0_A;</pre>
  encoders[1].b_pin = 1<<ENC_FX1_PARAM_0_B;</pre>
  encoders[1].a port = &PINC;
  encoders[1].b_port = &PINC;
  encoders[2].a_pin = 1<<ENC_FX1_PARAM_1_A;</pre>
  encoders[2].b_pin = 1<<ENC_FX1_PARAM_1_B;</pre>
  encoders[2].a port = &PINA;
  encoders[2].b port = &PINA;
  encoders[3].a pin = 1 << ENC FX1 PARAM 2 A;
  encoders[3].b_pin = 1<<ENC_FX1_PARAM_2_B;
  encoders[3].a_port = &PINA;
```

```
encoders[3].b port = &PINA;
encoders[4].a pin = 1 < ENC FX1 PARAM 3 A;
encoders[4].b pin = 1 < ENC FX1 PARAM 3 B;
encoders[4].a_port = &PINC;
encoders[4].b port = &PINC;
encoders[5].a_pin = 1<<ENC_FX2_SELECT_A;</pre>
encoders[5].b_pin = 1<<ENC_FX2_SELECT_B;</pre>
encoders[5].a_port = &PING;
encoders[5].b_port = &PIND;
encoders[6].a pin = 1<<ENC FX2 PARAM 0 A;
encoders[6].b_pin = 1<<ENC_FX2_PARAM_0_B;</pre>
encoders[6].a_port = &PINA;
encoders[6].b_port = &PINA;
encoders[7].a_pin = 1<<ENC_FX2_PARAM_1_A;</pre>
encoders[7].b pin = 1<<ENC FX2 PARAM 1 B;
encoders[7].a_port = &PINA;
encoders[7].b_port = &PINA;
encoders[8].a_pin = 1<<ENC_FX2_PARAM_2_A;</pre>
encoders[8].b pin = 1 < ENC FX2 PARAM 2 B;
encoders[8].a port = &PINC;
encoders[8].b port = &PINC;
encoders[9].a pin = 1<<ENC FX2 PARAM 3 A;
encoders[9].b pin = 1 < ENC FX2 PARAM 3 B;
encoders[9].a port = &PING;
encoders[9].b_port = &PING;
encoders[10].a_pin = 1<<ENC_SYNTH_PARAM_0_A;
encoders[10].b_pin = 1<<ENC_SYNTH_PARAM_0_B;</pre>
encoders[10].a_port = &PINL;
encoders[10].b_port = &PINK;
encoders[11].a_pin = 1<<ENC_SYNTH_PARAM_1_A;</pre>
encoders[11].b_pin = 1<<ENC_SYNTH_PARAM_1_B;</pre>
encoders[11].a port = &PINL;
encoders[11].b_port = &PINK;
encoders[12].a_pin = 1<<ENC_SYNTH_PARAM_2_A;</pre>
encoders[12].b_pin = 1<<ENC_SYNTH_PARAM_2_B;</pre>
encoders[12].a port = &PINL;
encoders[12].b_port = &PINK;
encoders[13].a_pin = 1<<ENC_SYNTH_PARAM_3_A;
encoders[13].b_pin = 1<<ENC_SYNTH_PARAM_3_B;</pre>
encoders[13].a port = &PINL;
encoders[13].b port = &PINK;
encoders[14].a pin = 1 < ENC SYNTH PARAM 4 A;
encoders[14].b_pin = 1<<ENC_SYNTH_PARAM_4_B;</pre>
encoders[14].a_port = &PINL;
```

```
encoders[14].b_port = &PINK;
encoders[15].a_pin = 1<<ENC_SYNTH_PARAM_5_A;</pre>
encoders[15].b_pin = 1<<ENC_SYNTH_PARAM_5_B;</pre>
encoders[15].a_port = &PINL;
encoders[15].b port = &PINK;
encoders[16].a_pin = 1<<ENC_SYNTH_PARAM_6_A;</pre>
encoders[16].b_pin = 1<<ENC_SYNTH_PARAM_6_B;</pre>
encoders[16].a_port = &PINL;
encoders[16].b_port = &PINK;
encoders[17].a_pin = 1<<ENC_SYNTH_PARAM_7_A;</pre>
encoders[17].b_pin = 1<<ENC_SYNTH_PARAM_7_B;</pre>
encoders[17].a_port = &PINL;
encoders[17].b_port = &PINK;
encoders[18].a_pin = 1<<ENC_SYNTH_PRESET_A;</pre>
encoders[18].b_pin = 1<<ENC_SYNTH_PRESET_B;</pre>
encoders[18].a_port = &PINE;
encoders[18].b_port = &PINE;
uint8 t i;
for (i = 0; i < 19; i++) {
  encoders[i].count = 0;
  encoders[i].timer = 0;
}
```

// Port E #define ENC\_SYNTH\_PRESET\_A 3 #define ENC\_SYNTH\_PRESET\_B 4 // Port L #define ENC\_SYNTH\_PARAM\_0\_A 0 #define ENC\_SYNTH\_PARAM\_1\_A 1 #define ENC\_SYNTH\_PARAM\_2\_A 2 #define ENC\_SYNTH\_PARAM\_3\_A 3 #define ENC SYNTH PARAM 4 A 4 #define ENC SYNTH PARAM 5 A 5 #define ENC SYNTH PARAM 6 A 6 #define ENC\_SYNTH\_PARAM\_7\_A 7 // Port D #define ENC\_FX2\_SELECT\_B 7 // Port G #define ENC FX2 PARAM 3 B 0 #define ENC FX2 SELECT A 1 #define ENC\_FX2\_PARAM\_3\_A 2 // Port C #define ENC FX1 PARAM 3 B 0 #define ENC FX1 SELECT A 1 #define ENC FX1 PARAM 3 A 2 #define ENC FX1 SELECT B 3 #define ENC FX2 PARAM 2 B 4 #define ENC FX1 PARAM 0 A 5 #define ENC FX2 PARAM 2 A 6 #define ENC FX1 PARAM 0 B 7 // Port A #define ENC FX1 PARAM 2 B 7 #define ENC\_FX2\_PARAM\_0\_A 6 #define ENC FX1 PARAM 2 A 5 #define ENC FX2 PARAM 0 B 4 #define ENC FX2 PARAM 1 B 3 #define ENC\_FX1\_PARAM\_1\_A 2 #define ENC\_FX2\_PARAM\_1\_A 1 #define ENC FX1 PARAM 1 B 0 // Port K #define ENC SYNTH PARAM 0 B 7 #define ENC SYNTH PARAM 1 B 6 #define ENC\_SYNTH\_PARAM\_2\_B 5 #define ENC\_SYNTH\_PARAM\_3\_B 4 #define ENC\_SYNTH\_PARAM\_4\_B 3 #define ENC SYNTH PARAM 5 B 2 #define ENC SYNTH PARAM 6 B 1 #define ENC SYNTH PARAM 7 B 0 struct enc struct { volatile uint8 t \*a port; volatile uint8\_t \*b\_port; uint8 t a pin; uint8\_t b\_pin; uint8 t timer;

uint8\_t count;
};
typedef struct enc\_struct Encoder;

```
Encoder encoders[19];
```

```
void check_encoder(Encoder*);
void encoder_init(void);
```

```
#define F CPU 16000000
#include <avr/io.h>
#include <avr/interrupt.h>
#include <stdio.h>
#include <string.h>
#include "k25m.h"
#include "serial_usb.h"
#include "midi.h"
void init keys (void) {
    DDRB &= \sim(1 < < PB6);
  DDRH |= (1<<PH3) | (1<<PH4) | (1<<PH5) | (1<<PH6);
  DDRB |= (1<<PB4) | (1<<PB5) | (1<<PB7);
  // for debug
// DDRD |= (1<<PD0);</pre>
  int i, j;
  for (i = 0; i < KEY_ROW_COUNT; i++) {</pre>
    for (j = 0; j < KEY_COL_COUNT; j++) {</pre>
      kevs[i][i].status = KEY OFF;
      keys[i][j].contact delta = 0;
      keys[i][j].note id = i + 8*j + 60;
    }
  }
  strcpy(keys[0][0].note name, "C 0");
  strcpy(keys[1][0].note_name, "C#0");
  strcpy(keys[2][0].note_name, "D 0");
  strcpy(keys[3][0].note name, "D#0");
  strcpy(keys[4][0].note_name, "E 0");
  strcpy(keys[5][0].note_name, "F 0");
  strcpy(keys[6][0].note name, "F#0");
  strcpy(keys[7][0].note_name, "G 0");
  strcpy(keys[0][1].note name, "G#0");
  strcpy(keys[1][1].note_name, "A 0");
  strcpy(keys[2][1].note name, "A#0");
  strcpy(keys[3][1].note_name, "B 0");
  strcpy(keys[4][1].note name, "C 1");
  strcpy(keys[5][1].note_name, "C#1");
  strcpy(keys[6][1].note_name, "D 1");
  strcpy(keys[7][1].note_name, "D#1");
  strcpy(keys[0][2].note name, "E 1");
  strcpy(keys[1][2].note name, "F 1");
  strcpy(keys[2][2].note_name, "F#1");
  strcpy(keys[3][2].note_name, "G 1");
  strcpy(keys[4][2].note_name, "G#1");
  strcpy(keys[5][2].note_name, "A 1");
  strcpy(keys[6][2].note_name, "A#1");
  strcpy(keys[7][2].note name, "B 1");
  strcpy(keys[0][3].note_name, "C 2");
```

```
void init timer0( void ) {
  TCCR0A = 1<<WGM01; // oc0a oc0b both disconnected
  TCCR0B = 1<<CS01; // clk prescale = 256</pre>
  OCR0A = 80; // 16MHz / 8 / 80 = 25kHz = 40us
  TIMSK0 = 1 < < OCIE0A;
}
static uint8_t key_column_count = 0;
static uint8_t key_row_count = 0;
static uint8_t cache_h, cache_b;
//ISR(TIMER0_COMPA_vect) {
void poll_k25m() {
        PORTD |= (1<<PD0);</pre>
11
      cache_h = PORTH;
      cache_h &= ~COL_MSK;
      cache_h |= COL_MSK & (key_column_count << COL_SFT);</pre>
      PORTH = cache_h;
      cache h = PORTH;
      cache h &= ~ROW MSK H;
      cache_h |= ROW_MSK_H & (key_row_count << ROW_SFT_H);</pre>
      cache b = PORTB;
      PORTH = cache h;
      cache_b &= ~ROW_MSK_B;
      cache_b |= ROW_MSK_B & (key_row_count << ROW_SFT_B);</pre>
      PORTB = cache b;
      k = &(keys[key_row_count][key_column_count/2]);
      if (PINB & (1<<PB6)) {
        if (key_column_count & 1) { // if column is odd (first contact)
          if ( k->status == KEY OFF ) {
            k->status = KEY_CONTACT;
            k->contact_delta = 0;
          }
          else if (k->status == KEY_CONTACT) {
            k->contact_delta++;
          }
        }
        else { // if column is even (second contact)
          if ( k->status == KEY_CONTACT ) {
            PORTD ^= (1<<PD0);
            k \rightarrow status = KEY ON;
            MidiPacket p;
            p.status = MIDI NOTE ON;
            p.note = k->note_id;
            p.velocity = ~k->contact_delta;
            mbuffer write(p);
            print serial usb("Key press detected. Buffer length = %u \mid n",
                mbuffer_count());
11
              print serial usb("Key press detected.");
          }
        }
```

```
}
else { // the switch is open, i.e. key is not pressed
  if ( k->status == KEY_ON ) {
    k->status = KEY_OFF;
    MidiPacket p;
    p.status = MIDI_NOTE_OFF;
    p.note = k->note_id;
    p.velocity = 0;
    mbuffer_write(p);
  } // KEY_ON
} // else: switch open
if ( key_column_count == 6 && key_row_count == 0) {
  key_column_count = 7;
}
else if (key_column_count == 7 && key_row_count == 0) {
  key_column_count = 0;
}
else if ( key_row_count == 7 ) {
  key_row_count = 0;
  key_column_count++;
} else {
 key_row_count++;
}
  PORTD &= \sim(1 < < PD0);
```

122

// }

```
#define COL_SFT 3
#define COL_MSK (7<<3)</pre>
#define ROW_SFT_H 6
#define ROW_MSK_H (1<<6)</pre>
#define ROW_SFT_B 3
#define ROW_MSK_B (6<<3)</pre>
extern FILE uart_output;
enum key_status_enum {KEY_OFF, KEY_CONTACT, KEY_ON};
typedef enum key_status_enum KeyStatus;
struct key_struct {
  KeyStatus status;
  uint32_t contact_delta;
  char note_name[4];
  uint8_t note_id;
};
typedef struct key_struct Key;
#define KEY ROW COUNT 8
#define KEY_COL_COUNT 4
Key keys[8][4];
Key *k;
void init_keys( void );
void init timer0( void );
void poll_k25m( void );
```

```
#include "lcd.h"
#include <avr/io.h>
#include <avr/interrupt.h>
#include <stdlib.h>
#include <stdio.h>
#include <strina.h>
FILE fx_lcd = FDEV_SETUP_STREAM(USART3_write_char, NULL, _FDEV_SETUP_WRITE);
FILE synth_lcd = FDEV_SETUP_STREAM(USART1_write_char, NULL, _FDEV_SETUP_WRITE);
void fx_cursor_move( int line, int row ) {
  USART3_write_char(0xFE, NULL);
  int pos;
  switch(line) {
    case 0:
      pos = 128 + row;
      break;
    case 1:
      pos = 192 + row;
      break;
    default:
      return;
      break;
  }
  USART3_write_char(pos, NULL);
}
void synth cursor move( int line, int row ) {
  USART1_write_char(0xFE, NULL);
  int pos;
  switch(line) {
    case 0:
      pos = 128 + row;
      break;
    case 1:
      pos = 192 + row;
      break;
    case 2:
      pos = 148 + row;
      break;
    case 3:
      pos = 212 + row;
      break;
    default:
      return;
      break;
  }
  USART1_write_char(pos, NULL);
}
// LCD Synth
#ifndef F_CPU
#define F CPU 1600000UL
#endif
```

```
#define BAUD 9600
#include <util/setbaud.h>
void fx init( void ){
    /* Set baud rate */
    UBRR3H = UBRRH_VALUE;
    UBRR3L = UBRRL VALUE;
  #if USE 2X
    UCSR3A |= BV(U2X0);
    #else
    UCSR3A &= ~(_BV(U2X0));
    #endif
    /* Enable transmitter */
    UCSR3B = (1 < < TXEN3) | (1 < TXCIE3);
    /* Set frame format: 8data, 1stop bit */
    UCSR3C = (3 < UCSZ30);
  cbuffer_init(&fx_buf);
}
int USART3_write_char( char c, FILE *stream) {
  if (c == ' n') {
    USART3_write_char('\r', stream);
  }
  cbuffer_write(&fx_buf, c);
  return 0;
}
ISR(USART3_TX_vect)
{
  fx_flush();
}
void fx_flush( void ) {
  if (cbuffer_count(&fx_buf) > 0) {
    UDR3 = cbuffer_read(&synth_buf);
  }
}
// Synth
#ifndef F_CPU
#define F_CPU 1600000UL
#endif
#define BAUD 9600
#include <util/setbaud.h>
void synth init( void ){
    /* Set baud rate */
    UBRR1H = UBRRH_VALUE;
    UBRR1L = UBRRL VALUE;
  #if USE 2X
    UCSR1A |= \_BV(U2X0);
    #else
    UCSR1A &= \sim (\_BV(U2X0));
```

```
#endif
    /* Enable transmitter */
    UCSR1B = (1 < TXEN1) | (1 < TXCIE1);
    /* Set frame format: 8data, 1stop bit */
    UCSR1C = (3 < UCSZ30);
  cbuffer_init(&synth_buf);
}
int USART1_write_char( char c, FILE *stream) {
  if (c == '\n') {
    USART1_write_char('\r', stream);
  }
  cbuffer_write(&synth_buf, c);
  return 0;
}
ISR(USART1_TX_vect)
{
 // PORTD ^= (1<<PD0);</pre>
  synth_flush();
// PORTD &= ~(1<<PD0);
}
void synth_flush( void ) {
  if (cbuffer_count(&synth_buf) > 0) {
    UDR1 = cbuffer_read(&synth_buf);
  }
}
void cbuffer init(CharBuffer *b)
{
  b->write_loc = 0;
  b->read loc = 0;
}
void cbuffer_write(CharBuffer *b, char c)
Ł
  while (cbuffer_count(b) == CHAR_BUF_LEN - 1);
  b->char buffer[b->write loc] = c;
  b->write_loc = (b->write_loc + 1) % CHAR_BUF_LEN;
}
char cbuffer_read(CharBuffer *b)
{
  char c = ' \setminus 0';
  if (cbuffer_count(b) > 0) {
    c = b->char_buffer[b->read_loc];
    b->read loc = (b->read loc + 1) % CHAR BUF LEN;
  }
  return c;
}
```

```
uint8_t cbuffer_count (CharBuffer *b) {
```

```
return (b->write_loc - b->read_loc + CHAR_BUF_LEN) % CHAR_BUF_LEN;
}
```

```
#include <stdio.h>
#define CHAR BUF LEN 128
// Ring buffer
typedef struct {
  volatile uint8_t write_loc;
  volatile uint8_t read_loc;
  uint8_t char_buffer[CHAR_BUF_LEN];
} CharBuffer;
void cbuffer init(CharBuffer *b);
void cbuffer_write(CharBuffer *b, char c);
char cbuffer_read(CharBuffer *b);
uint8_t cbuffer_count (CharBuffer *b);
// LCD
CharBuffer fx_buf;
void fx_cursor_move( int line, int row );
void fx init( void );
int USART3_write_char( char c, FILE *stream );
void fx flush( void );
extern FILE fx lcd;
#define print_fx(...) fprintf(&fx_lcd, __VA_ARGS__)
// Synth
CharBuffer synth buf;
void synth_cursor_move( int line, int row );
void synth_init( void );
int USART1_write_char( char c, FILE *stream );
void synth_flush( void );
extern FILE synth_lcd;
#define print_synth(...) fprintf(&synth_lcd, __VA_ARGS__)
```

```
/*
 * DANALOG.c
 *
 * Created: 5/25/2017 12:20:26 AM
 * Author : Vikrant
 */
#define F CPU 1600000UL
#include <avr/interrupt.h>
#include <avr/io.h>
#include <stdio.h>
#include <util/delay.h>
#include "k25m.h"
#include "serial_usb.h"
#include "SPI.h"
#include "SynthMux.h"
#include "lcd.h"
#include "potadc.h"
#include "encoder.h"
#include "midi.h"
int main(void)
{
    /*Initialize Serial Print*/
// USART0 Init();
// /*Initialize Keyboard*/
    init keys();
////
        init_timer0();
 mbuffer_init();
11
    /*Initialize Switches and Buttons*/
11
11
    Synth_Mux_Init();
11
11
   /*Initialize Encoders*/
    encoder_init();
11
11
   /*Initialize ADC*/
11
   PotADC_Init();
11
11
   /*Initialize LCDs*/
    synth_init();
11
   fx_init();
11
11
    /*Initialize SPI*/
    SPI_SlaveInit();
11
    /*Enable Interrupts*/
11
    sei();
  // for debug
  DDRD \mid = (1 < < PD0);
 uint32_t counter = 0;
  while (1)
```

```
/*Check Swtich and Button Positions*/
      if (counter == 0) {
11
11
        Synth_Mux_Select();
11
      }
        /*Check Encoders*/
    uint8_t i;
        for (i = 0; i < 19; i++) {
            check_encoder(&encoders[i]);
        }
11
      synth cursor move(0,0);
11
      print_synth("%03u", encoders[12].count);
11
      print_synth("buffer count = %04d", cbuffer_count(&synth_buf));
11
      synth_cursor_move(1,0);
      print_synth("counter = %04d", counter++);
11
11
      synth_flush();
11
      _delay_ms(1);
        /*Check Potentiometer Positions*/
11
      if (counter == 50) {
11
        PotADC_Poll();
11
      }
11
    poll_k25m();
    if (cbuffer count(&synth buf) == 0) {
      if (counter++ == 1000) {
        counter = 0;
        synth_cursor_move(0,0);
        print_synth("%03u %03u %03u %03u ", encoders[11].count, encoders[13]
            ].count, encoders[15].count, encoders[17].count);
        print_synth("mDEP mATK mSUS DECAY");
        print_synth("%03u %03u %03u %03u ", encoders[10].count, encoders[12
            ].count, encoders[14].count, encoders[16].count);
        print_synth("mR80 cATK cSUS PHASE");
        synth_flush();
      }
    }
//
      print_serial_usb("MIDI buffer length = %u\r", mbuffer_count());
  }
}
```

{

```
PORT=/dev/cu.usbmodem1411
MCU=atmega2560
CFLAGS=-g -Wall -mcall-prologues -mmcu=$(MCU) -03
LDFLAGS=-Wl,-gc-sections -Wl,-relax
CC=avr-gcc
TARGET=main
OBJECT_FILES=main.o k25m.o lcd.o serial_usb.o encoder.o SynthMux.o
SPI.o potadc.o midi.o
all: $(TARGET).hex
clean:
        rm -f *.o *.hex *.obj *.hex
%.hex: %.obj
        avr-objcopy -R .eeprom -0 ihex $< $@</pre>
%.obj: $(OBJECT_FILES)
        $(CC) $(CFLAGS) $(OBJECT_FILES) $(LDFLAGS) -o $@
program: $(TARGET).hex
        avrdude -p $(MCU) -c wiring -P $(PORT) -b 115200 -F -U
flash:w:$(TARGET).hex -D
```

```
#define F CPU 1600000UL
#include <avr/io.h>
#include <avr/interrupt.h>
#include "midi.h"
MidiPacket midi buffer[M BUF LEN];
uint8 t buf write loc, buf read loc;
#undef BAUD
#define BAUD 31250
#include <util/setbaud.h>
void USART2_Init( void ){
    /* Set baud rate */
    UBRR2H = UBRRH_VALUE;
    UBRR2L = UBRRL_VALUE;
  #if USE 2X
    UCSR2A |= _BV(U2X2);
    #else
    UCSR2A &= \sim (\_BV(U2X2));
    #endif
    /* Enable reciver with interupts */
    UCSR2B = (1 << RXEN2) | (1 << RXCIE2);
    /* Set frame format: 8data, 1stop bit */
    UCSR2C = (3 < UCSZ20);
}
ISR(USART2 RX vect)
{
  // need to fix this later
  //buffer write(UDR2);
}
void mbuffer write( MidiPacket p ) {
  if (!mbuffer_full()) {
    midi_buffer[buf_write_loc] = p;
    buf_write_loc = (buf_write_loc + 1) % M_BUF_LEN;
  }
}
MidiPacket mbuffer_read( void ) {
  MidiPacket p;
  if (!mbuffer_empty()) {
    p = midi_buffer[buf_read_loc];
    buf_read_loc = (buf_read_loc + 1) % M_BUF_LEN;
  }
  return p;
}
void mbuffer init( void ) {
  buf write loc = 0;
  buf_read_loc = 0;
}
uint8_t mbuffer_empty( void ) {
```

```
return buf_read_loc == buf_write_loc;
}
uint8_t mbuffer_full( void ) {
  return mbuffer_count() == M_BUF_LEN - 1;
}
uint8_t mbuffer_count( void ) {
  return (buf_write_loc - buf_read_loc + M_BUF_LEN) % M_BUF_LEN;
}
```

```
// Init UART RX to be compatible with MIDI
void USART2_Init( void );
#define MIDI_NOTE_ON 0b10010000
#define MIDI_NOTE_OFF 0b1000000
/* ==== MIDI buffer ==== */
#define M BUF LEN 32
struct midi_packet_struct {
  uint8_t status;
  uint8_t note;
  uint8_t velocity;
};
typedef struct midi_packet_struct MidiPacket;
// MIDI state variables
extern MidiPacket midi_buffer[M_BUF_LEN];
extern uint8_t buf_write_loc, buf_read_loc;
// Buffer helper functions
void mbuffer init( void );
void mbuffer write( MidiPacket data );
MidiPacket mbuffer read( void );
uint8_t mbuffer_empty ( void );
```

```
uint8_t mbuffer_full ( void );
```

```
uint8_t mbuffer_count ( void );
```

```
//potadc.c
```

```
#include "serial_usb.h"
#include "potadc.h"
#include <avr/io.h>
#include <stdio.h>
#include <util/delay.h>
uint8_t adc_cache;
uint8_t adc_array[8];
void PotADC_Init(void)
{
    ADMUX = (1 << REFS0) | (1 << ADLAR);
    ADCSRA = (1 < < ADEN);
}
void PotADC_Poll(void)
{
    int i, j;
    for(i=0; i<8; i++)</pre>
    {
        adc_cache = ADMUX;
        adc_cache &= ~(ADC_MSK);
        adc cache |= i;
        ADMUX = adc_cache;
        ADCSRA |= (1<<ADSC);
        while(ADCSRA & (1<<ADSC));</pre>
        adc_array[i] = ADCH;
    }
    adc_array[5] = ~(adc_array[5]);
    11
    for(j=0; j<8; j++)</pre>
    {
        //print_serial_usb("%u\n", adc_array[j]);
    }
```

//potadc.h

#include <avr/io.h>
#ifndef F\_CPU
#define F\_CPU 16000000
#endif

#define ADC\_MSK 7

extern uint8\_t adc\_array[8];

void PotADC\_Init(void); void PotADC\_Poll(void);

```
#include "serial_usb.h"
#include <avr/io.h>
FILE serial_usb = FDEV_SETUP_STREAM(USART0_write_char, NULL, _FDEV_SETUP_WRITE)
    ;
#ifndef F CPU
#define F CPU 1600000
#endif
#define BAUD_TOL 5
#define BAUD 115200
#include <util/setbaud.h>
void USART0_Init( void ){
  /* Set baud rate */
  UBRR0H = UBRRH_VALUE;
  UBRRØL = UBRRL_VALUE;
  #if USE 2X
    UCSR0A |= _BV(U2X0);
  #else
    UCSR0A &= \sim( BV(U2X0));
  #endif
  /* Enable and transmitter */
  UCSR0B = (1 < TXEN0);
  /* Set frame format: 8data, 1stop bit */
  UCSR0C = (3 < UCSZ00);
}
int USART0_write_char( char c, FILE *stream) {
  while ( !( UCSR0A & (1<<UDRE0)) );</pre>
  UDR0 = c;
  if (c == ' \setminus n') {
    USART0_write_char('\r', stream);
  }
  return 0;
// while ( !(UCSR0A && (1<< TXC0)) ); // loop until tx complete is set</pre>
}
```

#include <stdio.h>

void USART0\_Init( void ); int USART0\_write\_char( char c, FILE \*stream ); extern FILE serial\_usb; #define print\_serial\_usb(...) fprintf(&serial\_usb, \_\_VA\_ARGS\_\_)

```
//SPI.c
```

```
#include "potadc.h"
#include "encoder.h"
#include "midi.h"
#include "SPI.h"
#include <avr/io.h>
#include <avr/interrupt.h>
#include "serial_usb.h"
#include <util/delay.h>
uint8_t spidata, spistat = 0;
uint8_t switches;
/*ISR State Variables*/
uint8_t spi_tx_cnt = 0;
uint8_t spi_tx_type = 0;
// MIDI transfer state
#define MIDI_TX_STATUS_SENT 2
#define MIDI TX NOTE SENT 1
MidiPacket current packet;
void SPI SlaveInit(void)
{
    /* Set MISO output, all others input */
    DDRB \mid = (1 < DDB3);
    /* Enable SPI */
    SPCR = (1<<SPE) | (1<<SPIE);</pre>
    sei();
}
ISR(SPI_STC_vect)
{
        if(spi_tx_cnt>0)
        {
            if(spi_tx_type == SPI_MIDI_CMD)
            {
        switch (spi_tx_cnt) {
          case MIDI TX STATUS SENT:
            SPDR = current_packet.note;
            break;
          case MIDI_TX_NOTE_SENT:
            SPDR = current_packet.velocity;
            break;
        }
                 spi_tx_cnt--;
            }
            else if(spi_tx_type == SPI_ENC_CMD)
            {
                 SPDR = encoders[19-spi_tx_cnt].count;
                 spi_tx_cnt--;
            }
            else if(spi_tx_type == SPI_POT_CMD)
            {
```

```
SPDR = adc_array[8-spi_tx_cnt];
        spi_tx_cnt--;
    }
}
else {
    spidata = SPDR;
    if(spidata == SPI_MIDI_CMD)
    {
if (!mbuffer_empty()) {
  current_packet = mbuffer_read();
  SPDR = current_packet.status;
  spi_tx_cnt = MIDI_TX_STATUS_SENT;
  spi_tx_type = SPI_MIDI_CMD;
}
else {
  SPDR = 0;
}
    }
    else if(spidata == SPI_ENC_CMD)
    {
        SPDR = encoders[0].count;
        spi_tx_cnt = 18;
        spi_tx_type = SPI_ENC_CMD;
    }
    else if(spidata == SPI_POT_CMD)
    {
        SPDR = adc_array[0];
        spi_tx_cnt = 7;
        spi_tx_type = SPI_POT_CMD;
    }
    else if(spidata == SPI_SWT_CMD)
    {
        SPDR = switches;
    }
}
```

#include <avr/io.h>
#include <stdio.h>

#define SPI\_MIDI\_CMD 0x01
#define SPI\_ENC\_CMD 0x02
#define SPI\_POT\_CMD 0x03
#define SPI\_SWT\_CMD 0x04

void SPI\_SlaveInit(void); char SPI\_SlaveReceive(void); extern uint8\_t switches, spidata;

```
//Synth Mux C file
#include "SynthMux.h"
#include "serial usb.h"
#include <avr/io.h>
#include <stdio.h>
#include <util/delay.h>
uint8_t switches;
void Synth_Mux_Init(void)
{
        PORTJ |= (1<<PJ0);
                               //Set Pullup on PJ0
        DDRG |= (1<<DDG5);
                               //Set PG5, PE5, PB7, and PD2 as outputs
        DDRE |= (1 < DDE5);
        DDRB |= (1 < < DDB7);
        DDRD \mid = (1 < < DDD2);
}
uint8_t Synth_Mux_Select(void)
{
    uint8_t cache_g = 0;
    uint8_t cache_e = 0;
    uint8_t cache_b = 0;
    uint8_t cache_d = 0;
    uint8 t i=0;
    uint8_t sw1=0, sw2=0, sw3=0, sw4=0, sw5=0;
    for(i=0; i<12; i++)</pre>
    {
        // Set S0
        cache q = PORTG;
        cache_g &= ~(1<<PG5);
        cache_g |= (i&S0_MSK)<<S0_SFT;</pre>
        PORTG = cache_g;
        // Set S1
        cache_e = PORTE;
        cache_e &= \sim(1 < < PE5);
        cache_e |= (i&S1_MSK)<<S1_SFT;</pre>
        PORTE = cache e;
        //Set S2
        cache_b = PORTB;
        cache b \&= ~(1 < PB7);
        cache_b |= (i&S2_MSK)<<S2_SFT;</pre>
        PORTB = cache_b;
        //Set S3
        cache_d = PORTD;
        cache d &= \sim(1 < < PD2);
        cache d |= (i&S3 MSK)>>S3 SFT;
        PORTD = cache_d;
```

```
_delay_us(1);
```

```
if ((PINJ&(1<<PINJ0)) == 0)
    {
        switch(i)
        {
            case 0 :
            sw1 = 5;
            break;
            case 1 :
            sw1 = 3;
            break;
            case 2 :
            sw1 = 4;
            break;
            case 3 :
            sw1 = 2;
            break;
            case 4 :
            sw1 = 1;
            break;
            case 5 :
            sw2 = 2;
            break;
            case 6 :
            sw2 = 3;
            break;
            case 7 :
            sw2 = 1;
            break;
            case 8 :
            sw3 = 1;
            break;
            case 9 :
            sw5 = 1;
            break;
            case 10 :
            sw4 = 1;
            break;
        }
    }
}
switches = (sw1<<5)|(sw2<<3)|(sw3<<2)|(sw4<<1)|sw5;</pre>
//print_serial_usb("%u\n",switches);
return switches;
```
//Synth Mux H file #include <avr/io.h> #ifndef F\_CPU #define F\_CPU 1600000 #endif #define S0\_MSK 1 #define S1\_MSK 2 #define S2\_MSK 4 #define S3\_MSK 8 #define S0\_SFT 5 #define S1\_SFT 4 #define S2\_SFT 5 #define S3\_SFT 1 extern uint8\_t switches; void Synth\_Mux\_Init(void); uint8\_t Synth\_Mux\_Select(void);