



# LUND UNIVERSITY

## Fault management in an IEEE P1687 (IJTAG) environment

Larsson, Erik; Shibin, Konstatin

*Published in:*  
[Host publication title missing]

2012

[Link to publication](#)

*Citation for published version (APA):*

Larsson, E., & Shibin, K. (2012). Fault management in an IEEE P1687 (IJTAG) environment. In *[Host publication title missing]* (pp. 7-7). IEEE - Institute of Electrical and Electronics Engineers Inc..

*Total number of authors:*

2

### General rights

Unless other specific re-use rights are stated the following general rights apply:

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal

Read more about Creative commons licenses: <https://creativecommons.org/licenses/>

### Take down policy

If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

LUND UNIVERSITY

PO Box 117  
221 00 Lund  
+46 46-222 00 00

## Embedded Tutorial IV

# Fault management in an IEEE P1687 (IJTAG) environment

Erik Larsson<sup>1</sup>, Konstantin Šibin<sup>2</sup>

<sup>1</sup>*Lund University, Sweden*

<sup>2</sup>*Testonica Lab, Estonia*

To meet the constant demand for performance, it is increasingly common with multi-processor system-on-chips (MPSoCs). As these integrated circuits (ICs) may contain billions of transistors squeezed on a few square centimeters, it is difficult to ensure that they are correct. Defects may escape manufacturing test or develop during operation and, further, ICs manufactured in later semiconductor technologies are increasingly sensitive to environmental disturbances. These defects may be permanent (hard) or transient (soft).

To enable graceful degradation, fault management can be applied to handle eventual defects. Fault management include collection of error statuses from each of the processors, classify the defects, fault mark defective processors, schedule jobs on non-defective processors.

This tutorial consists of three parts. First, we will discuss the need of IEEE P1687 (IJTAG), a standardized mechanism to access embedded features. Second, we will discuss how to make use of IEEE P1697 for fault management. And, third, we will make a demonstration of a fault management solution that makes use of IEEE P1687.