

Phase Noise Analysis for a mm-Wave VCO configuration

Deepa George[†], *Graduate student member, IEEE*, deepag@ieee.org, and
Saurabh Sinha^{††}, *SMIEEE*, ssinha@ieee.org

^{†,††} Department of Electrical, Electronic and Computer Engineering, University of Pretoria, South Africa
University of Pretoria, Lynnwood Road, Hillcrest, Pretoria, South Africa, 0002

Abstract—The letter highlights the importance of modelling the phase noise of an oscillator using the impulse sensitivity function. A Colpitts oscillator in the common collector configuration is analyzed to obtain an expression for its phase noise. The oscillator design is thus optimized for phase noise with respect to process and design parameters. The fabricated voltage controlled oscillator at an oscillating frequency of 52.8 GHz has a measured phase noise of -98.9 dBc/Hz at 1 MHz offset.

Key words —mm-wave, MMIC, SiGe heterojunction bipolar transistor, VCO, phase noise

1. INTRODUCTION

The IEEE 802.15.3 Task Group 3c (TG3c) has developed a millimetre-wave (mm-wave) based physical layer for the wireless personal area network standard, which operates in the 57-64 GHz unlicensed band and can provide high data rates over 2 Gbps. Voltage-controlled oscillators (VCOs) with improved phase noise performance are mandatory for any high-performance wireless receiver system, as they determine the system's sensitivity. A proper estimate of phase noise could be obtained by modelling the phase noise in terms of its design and process parameters [1]. In this letter, phase noise analysis is performed on a common collector configuration of the Colpitts oscillator by using the impulse sensitivity function (ISF) [2]. The phase noise is analytically derived by studying the contribution of major noise sources to the phase noise and quantifying this, using the ISF of the corresponding noise source. The analysis is verified by a VCO design at 60 GHz using the IBM BiCMOS 8HP process, which is a SiGe heterojunction bipolar transistor (HBT) technology with a f_T of 200 GHz.

2. VOLTAGE-CONTROLLED OSCILLATORS

The high-performance mm-wave VCO implementations with the lowest phase noise have been reported for a differential common-collector Colpitts oscillator in SiGe technology [3][4][5]. The

common collector configuration is preferred at higher frequencies because of its better stability, as the tank is buffered from the load by the transistors Q_1 (or Q_2), as shown in Figure 1(a). SiGe has been the choice of technology over CMOS for low-phase noise oscillators [6] owing to its lower $1/f$ noise, which is up-converted into phase noise of the oscillator in the $1/f^3$ region. A differential configuration is preferred in the mm-wave range to minimize the generation and coupling of high-frequency signals. It also has the advantage of less criticality to on- and off-chip decoupling of supply and bias voltages due to the virtual ground node [7].

The basic core of a differential common collector Colpitts oscillator comprises two half circuits consisting of Q_1 , L_b , C_1 and C_2 as shown in Figure 1(a). R_T models the total tank resistance, mainly contributed by the passives in the tank, and I_{BIAS} is the bias current for a half circuit.

The resonator tank voltage A_{tank} in Figure 1(b) is given by the fundamental tank current I_1 , the total tank resistance R_T and the equivalent impedance transformation ratio n

$$A_{tank} = I_1 R_T (1 - n) \quad (1)$$

where n is the ratio of the capacitors given by

$$n = \frac{C_2}{C_1 + C_2} \quad (2)$$

Then A_e , the base-emitter junction ac voltage is given by

$$A_e \approx n A_{tank} \quad (3)$$

If V_{BE} is the dc voltage across the junction, then the collector current is given by

$$I_c(\phi) = I_s e^{\frac{V_{BE} + A_e \cos \phi}{V_T}} \quad (4)$$

where I_s is the BJT saturation current and

$$V_T = \frac{k_B T}{q} \quad (5)$$

where $k_B = 8.617385 \times 10^{-5}$ eV/K is the Boltzmann's constant and T is the absolute temperature.

The average dc value of the transistor current over a cycle should be equal to the bias current I_{BIAS}

$$I_{BIAS} = \frac{1}{2\pi} \int_{-\pi}^{+\pi} I_c(\phi) d\phi = I_s e^{\frac{V_{BE}}{V_T}} B_0(a_e) \quad (6)$$

where $B_0(a_e)$ is a modified Bessel function of the first kind given by

$$B_m(x) = \frac{1}{\pi} \int_0^{\pi} e^{x \cos t} \cos(mt) dt \quad (7)$$

$$a_e = \frac{A_e}{V_T} \quad (8)$$

and

The first harmonic I_1 of the transistor current is given by Fourier's theory as

$$I_1 = \frac{1}{\pi} \int_{-\pi}^{+\pi} I_c(\phi) \cos(\phi) d\phi = 2I_s e^{\frac{V_{BE}}{V_T}} B_1(a_e) = 2I_{BIAS} \frac{B_1(a_e)}{B_0(a_e)} \quad (9)$$

If a_e is large, then the fundamental current I_1 can be approximated as

$$I_1 \approx 2I_{BIAS} \quad (10)$$

3. PHASE NOISE ANALYSIS

In this section, phase noise analysis is performed on a common-collector configuration of the Colpitts oscillator using ISF theory by identifying dominant noise sources in the circuit. The phase noise expression was derived by combining the contribution from various identified noise sources. The ISF of an individual noise source is calculated by injecting current impulse in parallel to the noise source and its effect on the tank capacitance is evaluated by using small-signal model circuit analysis.

As found by [2], the tank resistance R_T causes a phase noise at offset frequency $\Delta\omega$ given by

$$L(\Delta\omega) = 10 \log \left(\frac{\Gamma_{R_T, rms}^2}{q_{max}^2} \cdot \frac{\overline{i_{R_T}^2} / \Delta f}{2\Delta\omega^2} \right) = 10 \log \left(\frac{\Gamma_{R_T, rms}^2}{A_{tank}^2 C^2} \cdot \frac{\overline{i_{R_T}^2} / \Delta f}{2\Delta\omega^2} \right) \quad (11)$$

where q_{max} is the maximum charge across the capacitance in an oscillation period, which could be substituted with the product of tank voltage A_{tank} and tank capacitance C ; $\overline{i_{R_T}^2} / \Delta f$ is the power spectral density of white noise generated by the tank resistance R_T given by

$$\frac{\overline{i_{R_T}^2}}{\Delta f} = \frac{4k_B T}{R_T} \quad (12)$$

and Γ_{R_T} is the ISF of the noise source due to tank resistance R_T . The Γ_{R_T} for an LC tank differential oscillator is given by

$$\Gamma_{R_T}(\phi) = \frac{\sin(\phi)}{N} \quad (13)$$

where $N = 1$ for a single-ended oscillator and $N = 2$ for a differential oscillator.

The base current shot noise contribution is neglected, as it is very small [8]. The contribution of collector current shot noise and base resistance thermal noise is evaluated by using their ISF. In this work, the approach followed to find the ISF of any noise source is to relate it to the ISF of tank resistance, by evaluating the voltage change at the tank capacitance caused by the respective current impulses, as shown in the subsections below.

3.1 Phase Noise by Collector Current Shot Noise

When a cyclo-stationary noise source such as the collector current shot noise in Figure 2(a) is considered, (11) has to be modified to include the effective ISF $\Gamma_{i_c,eff}$ given by

$$\Gamma_{i_c,eff}(\phi) = \Gamma_{i_c}(\phi) \cdot \alpha_{i_c}(\phi) \quad (14)$$

where the dependence of noise power on ϕ is taken into account by $\alpha_{i_c}(\phi)$.

$\Gamma_{i_c}(\phi)$ is found by injecting a current impulse of area ΔQ into the same oscillator node where the noise current flows as in Figure 2(b).

In Figure 2(b), the voltage change ΔV_{R_T} across the tank capacitor caused by a current impulse of area ΔQ injected in parallel to the tank resistance at node A is given by

$$\Delta V_{R_T} = \frac{\Delta Q}{C} \quad (15)$$

where

$$C = \frac{C_1 C_2}{C_1 + C_2} \quad (16)$$

The voltage $\Delta V_{A,B}$ measured at node A, generated by a current impulse flowing into node B, is given by

$$\Delta V_{A,B} = \frac{\Delta Q}{C_2} = \frac{\Delta V_{R_T} C}{C_2} = \Delta V_{R_T} \frac{C_1}{C_1 + C_2} = (1-n)\Delta V_{R_T} \quad (17)$$

Hence the ISF Γ_{i_c} is related to Γ_{R_T} according to (17) and substituting (13) gives

$$\Gamma_{i_c} = (1-n)\Gamma_{R_T} = (1-n) \frac{\sin(\phi)}{N} \quad (18)$$

The periodicity information $\alpha_{i_c}(\phi)$ for calculating the effective ISF in (14) is obtained from the expression of collector current shot noise [7] and is given by

$$\alpha_{i_c}(\phi) \equiv \sqrt{e^{a_c \cos(\phi)}} \quad (19)$$

Thus $\Gamma_{i_c,eff}(\phi)$ in (14) could be re-written using (18) and (19) as

$$\Gamma_{i_c,eff}(\phi) = \Gamma_{i_c}(\phi) \cdot \alpha_{i_c}(\phi) = (1-n) \frac{\sin(\phi)}{N} \sqrt{e^{a_c \cos(\phi)}} \quad (20)$$

This gives the expression for $L_{i_c}(\Delta\omega)$, the phase noise contribution of the collector current shot noise as

$$L_{i_c}(\Delta\omega) = 10 \log \left(\frac{k_B T (1-n)}{2NR_T nC^2 A_{tank}^2 \Delta\omega^2} \right) \quad (21)$$

3.2 Phase Noise by Base Resistance Thermal Noise

The noise contribution by the base resistance thermal noise in Figure 3 is calculated by relating the ISF of the noise source $\Gamma_{r_b}(\phi)$ to the ISF of the tank resistance $\Gamma_{R_T}(\phi)$

$$\Gamma_{r_b}(\phi) = \frac{\Delta V_{r_b}(\phi)}{\Delta V_{R_T}(\phi)} \Gamma_{R_T}(\phi) \quad (22)$$

where $\Delta V_{r_b}(\phi)$ is the voltage change across the tank capacitor caused by injecting a current impulse ΔQ parallel to r_b and as defined earlier, $\Delta V_{R_T}(\phi)$ is the voltage change across the capacitor caused by injecting a current impulse parallel to R_T and given by

$$\Delta V_{R_T} = \frac{\Delta Q}{C} \quad (23)$$

As $\Delta V_{r_b}(\phi)$ and $\Delta V_{R_T}(\phi)$ are both evaluated across the same tank capacitance, the ISF could be rewritten as

$$\Gamma_{r_b}(\phi) = \frac{\Delta Q_{r_b}(\phi)}{\Delta Q(\phi)} \Gamma_{R_T}(\phi) \quad (24)$$

The analysis is done by assuming a negligible parasitic capacitance at the base, C_B to the ground as shown in Figure 3 and injecting a charge impulse in parallel to r_b at time t_0 . C_B is in series with a relatively large tank capacitance C ; hence the charge in the current impulse is collected by C_B and is discharged through the network C_B - r_b - C with a time constant $\tau = r_b C_B$ as $C_B \ll C$. The voltage at the base of the transistor is given by

$$V_{C_B}(t) = \frac{\Delta Q}{C_B} e^{-\frac{(t-t_0)}{\tau}} \quad (25)$$

This leads to an impulsive current given by the transistor transconductance and the base voltage according to

$$\Delta I(t) = g_m(\omega_0 t) V_{C_B}(t) = g_m(\omega_0 t) \frac{\Delta Q}{C_B} e^{-\frac{(t-t_0)}{\tau}} \quad (26)$$

It could be noted from Figure 3 that the ISF of the impulsive current $\Delta I(t)$ will be similar to that of the collector current shot noise $\Gamma_{i_c}(\phi)$ in Figure 2(a). The charge in the impulsive current $\Delta I(t)$ could be found as follows:

$$\Delta Q'_{r_b}(\phi) = \int_{t_0}^{\infty} \Delta I(t) dt = g_m(\phi) r_b \Delta Q(\phi) \quad (27)$$

The ISF associated with the base resistance thermal noise $\Gamma_{r_b}(\phi)$ is given by

$$\Gamma_{r_b}(\phi) = \frac{\Delta Q_{r_b}(\phi)}{\Delta Q(\phi)} \Gamma_{R_T}(\phi) = \left[\frac{\Delta Q_{r_b}(\phi)}{\Delta Q'_{r_b}(\phi)} \Gamma_{R_T}(\phi) \right] \frac{\Delta Q'_{r_b}(\phi)}{\Delta Q(\phi)} \quad (28)$$

$$\Gamma_{r_b}(\phi) = \Gamma_{i_c}(\phi) \frac{\Delta Q'_{r_b}(\phi)}{\Delta Q(\phi)} = \Gamma_{i_c}(\phi) g_m(\phi) r_b \quad (29)$$

Substituting (18) for $\Gamma_{i_c}(\phi)$ would give the following expression for $\Gamma_{r_b}(\phi)$

$$\Gamma_{r_b}(\phi) = (1-n) \frac{\sin(\phi)}{N} g_m(\phi) r_b \quad (30)$$

This expression for $\Gamma_{r_b}(\phi)$ is the same as that for a common base configuration, hence the phase noise due to the base resistance thermal noise is given by

$$L_{r_b}(\Delta\omega) = 10 \log \left(\frac{k_B T I_{BIAS} r_b (1-n)}{2 N V_T R_T n C^2 A_{tank}^2 \Delta\omega^2} \cdot \frac{B_1(2a_e)}{B_0(a_e) B_1(a_e)} \right) \quad (31)$$

Thus the total phase noise for the common collector configuration is obtained by adding the individual contribution and is given by

$$L_{tot}(\Delta\omega) = 10 \log \left\{ \frac{k_B T (1+n)}{2 N R_T n C^2 A_{tank}^2 \Delta\omega^2} \cdot \left[1 + \left(\frac{I_{BIAS} r_b (1-n)}{V_T (1+n)} \cdot \frac{B_1(2a_e)}{B_0(a_e) B_1(a_e)} \right) \right] \right\} \quad (32)$$

The above analysis shows that the expression for the phase noise in a common collector configuration is exactly the same as that for a common-base configuration [8]. Thus it could be concluded that the process parameter contribution to phase noise is independent of oscillator configuration or the way in which the LC tank is connected around the transistor.

The optimum value of the design parameter n for a mm-wave oscillator could be determined by plotting the phase noise for different values of n after substituting the following typical values in (32) $T = 310$ K; $f_{osc} = 60$ GHz; $I_{BIAS} = 18$ mA; $C = 142$ fF; $R_T = 100$ Ω for a tank $Q = 6$ (typical in mm-wave region); $r_b = 12$ Ω .

The optimal value of n is approximately 0.3, as is evident from the plot in Figure 4, and this is taken into account in the VCO design below.

4. CIRCUIT DESIGN

The process chosen for the design and fabrication of the mm-wave integrated circuit (MMIC) is the IBM BiCMOS 8HP process. The process offers high performance varactors and transmission lines necessary for VCO implementation. To reduce the design cycle time, only the standard components available in the process were used for the design. The simulations were performed using the devices characterized as p-cells and made available to the designer by the foundry. A cascode topology with a basic oscillator and a cascode buffer, as shown in Figure 5, was chosen for better isolation and stability.

In Figure 5, the tank inductors L_b at the base of the transistors Q_1 (or Q_2) are presented with a negative real part and a capacitive reactance. This reactance is influenced by the varactor, C_{VAR} and helps in tuning the oscillation frequency. Q_3 and Q_4 form the cascode transistors to buffer the tank from the load. As Q_3 (or Q_4), is separated from the tank by Q_1 (or Q_2), its impact on the phase noise is minimal [9]. The inductors L_c at the collector of Q_3 and Q_4 form the output network designed to resonate at 60 GHz. Inductors L_e are placed in the emitter branch of the circuit to implement the LC filtering technique to reduce the phase noise contribution of the current source [10]. Q_{5-9} and R_{1-6} constitute the bias network of the circuit. The transistor size was chosen to be $W=0.12$ μm and $L=18$

μm (the width was fixed for the process and the length was the largest available in the process), as higher-sized transistors have lower extrinsic and intrinsic resistances, which in turn reduces the thermal noise contribution to phase noise (32)

The circuit has three inductors in each of the half circuit, the tank inductance L_b , the inductors in the output network L_c and the inductors used for phase noise minimization, L_e . L_b is realized using microstrip lines available in the process. L_c and L_e are realized using line inductors in the process. As transistor parasitics affect the oscillating frequency, the design required adjustment of the values of capacitors C_1 and C_2 to maintain a center frequency of 60 GHz for varying n , as shown in Figure 6. Phase noise simulations were then performed to obtain the optimal value of the design parameter n that gives the lowest phase noise.

The phase noise simulations in Figure 6 give the minimum value of phase noise for n as approximately 0.3, which was also what was obtained using the theoretical analysis (Figure 4).

As phase noise improves with quality factor, a high Q LC tank is the primary requirement for a low-noise design. In the mm-wave frequency range, varactor Q is seen as the primary factor determining the quality factor of the tank. HBT varactors have better quality factor and tuning range than their MOS counterparts in the mm-wave range, leading to using HBT varactors in the implementation of VCO. Varactor Q also improves with reduced width and increased number of base stripes, as they minimize the base resistance. High quality metal-insulator-metal capacitors are used as the fixed capacitor C_1 in Figure 5.

5. MEASURED PERFORMANCE

The chip was probed on wafer-level to measure the performance, as packaging degrades circuit performance at mm-wave frequencies because of the inductive effects of wirebonds. A typical impedance of $12 \Omega + j360 \Omega$ is presented at 60 GHz if a 1 mm long wirebond is modelled as a 1 nH inductor with a Q of 30 [11]. A photograph of the chip is shown in Figure 7.

The chip was attached to ground-signal-ground probes on either side. One side was terminated with a $50\ \Omega$ termination and the other was connected to the channel of a spectrum analyzer for measurements. The spectrum analyzer used was Anritsu MS2668C (9 kHz – 40 GHz), extended to operate for 50-75 GHz by connecting an external V-band mixer (MA2744A).

The VCO operated from a voltage of 4 V and consumed 140 mW. The spectrum analyzer output at a center frequency of 52.8 GHz and the corresponding phase noise value of -98.9 dBc/Hz at 1 MHz offset was observed as shown in Figure 8.

The tuning voltage was varied from 2.5 V to 6.5 V and a tuning range of 50 GHz – 57 GHz was observed. The simulated and measured tuning characteristics are shown in Figure 9.

The difference in tuning characteristics in Figure 9 is due to interconnect parasitics and process variations, which brought about the 10 % reduction in the tuning range available from the tank.

6. CONCLUSION

The phase noise analysis using ISF theory was performed on a Colpitts oscillator in the common-collector configuration. The noise sources in the circuit, namely the tank losses, collector current shot noise and base resistance thermal noise were analyzed. The resultant closed-form expression for phase noise was found to be the same as that for a common-base configuration. The optimum value of the capacitance ratio n was found to be 0.3 and the theoretical analysis was verified with simulations using SpectreRF. A 60 GHz VCO was designed and fabricated using the 0.13 μm IBM 8HP process and the measurement results were presented.

REFERENCES

- [1] A. Bevilacqua and P. Andreani, Phase noise analysis of the tuned-input-tuned-output (TITO) oscillator, *IEEE Trans Circuits Syst II: Express Briefs* 59 (2012), 20-24.
- [2] A. Hajimiri and T.H. Lee, A general theory of phase noise in electrical oscillators, *IEEE J Solid-State Circuits* 33 (1998), 179—194.
- [3] H. Li, H.-M. Rein, R. Kreienkamp and W. Klein, 47 GHz VCO with low phase noise fabricated in a SiGe bipolar production technology, *IEEE Microw Wireless Compon Lett* 12 (2002), 79-81.
- [4] N. Pohl, H.-M. Rein, T. Musch, K. Aufinger and J. Hausner, SiGe bipolar VCO with ultra-wide tuning range at 80 GHz center frequency, *IEEE J Solid-State Circuits* 44 (2009), 2655-2662.
- [5] A. Barghouthi and F. Ellinger, Design of a 54 to 63 GHz differential common collector SiGe colpitts, 18th International Conference on Microwave, Radar and Wireless Communications, Dresden, Germany, 2010, pp 1-4.
- [6] K.W. Hamed, A.P. Freundorfer and Y.M.M. Antar, An integrated 24-GHz differential VCO using SiGe HBT technology, *Microw Opt Technol Lett* 50 (2008), 2322-2325.
- [7] H. Li and H.-M. Rein, Millimeter-wave VCOs with wide tuning range and low phase noise, fully integrated in a SiGe bipolar production technology, *IEEE J Solid-State Circuits* 38 (2003), 184-191.
- [8] A. Fard and P. Andreani, An analysis of $1/f^2$ phase noise in bipolar colpitts oscillators (with a digression on bipolar differential-pair LC oscillators), *IEEE J Solid-State Circuits* 42 (2007), 374-384.
- [9] S.P. Voinigescu, D. Marchesan and M.A. Copeland, A family of monolithic inductor-varactor SiGe-HBT VCOs for 20 GHz to 30 GHz LMDS and fiber-optic receiver applications, *IEEE*

Radio Frequency Integrated Circuits (RFIC) Symposium, Boston, USA, 2000, pp 173-177.

[10] E. Hegazi, H.Sjolund and A. Abidi, A filtering technique to lower LC oscillator phase noise, IEEE J Solid-State Circuits 36 (2001), 1921-1930.

[11] A. Hajimiri, Holistic design in mm-wave silicon ICs, IEICE Trans on Electronics E91.C (2008), 817-828.

Figure legends

Figure 1 (a) Schematic of a differential common-collector Colpitts oscillator (b) Equivalent large signal model of its half circuit for calculating the tank amplitude

Figure 2 (a) Collector current shot noise in an oscillator (b) Circuit to calculate the ISF of collector current shot noise

Figure 3 Circuit to calculate the ISF of base resistance thermal noise

Figure 4 Phase noise for different values of n

Figure 5 Circuit schematic of the 60-GHz VCO


Figure 6 Capacitances for an oscillating frequency of 60 GHz and their simulated phase noise

Figure 7 Photograph of the 60-GHz VCO MMIC


Figure 8 Spectrum analyzer output at a center frequency of 52.8 GHz.

Figure 9 Measured and simulated tuning characteristics of the 60-GHz VCO

Figure 1




(a)




(b)

Figure 2



(a)



(b)

Figure 3




Figure 4




Figure 5




Figure 6




Figure 7





Figure 8

DLT: 1.00MHz
-49.68dB

09/04/2012
RB 100kHz
VB 10kHz

18:17:57
AT 0bd
ST 50ms

RLV: -18.30dBm



CF: 52.877 GHz

C/N: -98.9 dBc/Hz

Span: 10.00MHz

Figure 9

