

1 Experimental Characterization of a $10\mu\text{W}$ $55\mu\text{m}$ -pitch
2 FPN-Compensated CMOS Digital Pixel Sensor for
3 X-Ray Imagers

4 Roger Figueras^{a,1}, Ricardo Martínez^a, Lluís Terés^a and Francisco
5 Serra-Graells^{a,b}

6 ^a*Institut de Microelectrònica de Barcelona IMB-CNM(CSIC), Bellaterra, Spain*

7 ^b*Dept. of Microelectronics and Electronic Systems, Universitat Autònoma de Barcelona,*
8 *Bellaterra, Spain*

9 **Abstract**

10 This paper presents experimental results obtained from both electrical and
11 radiation tests of a new room-temperature digital pixel sensor (DPS) circuit
12 specifically optimized for digital direct X-ray imaging. The $10\mu\text{W}$ $55\mu\text{m}$ -pitch
13 CMOS active pixel circuit under test includes self-bias capability, built-in
14 test, selectable e^-/h^+ collection, 10-bit charge-integration A/D conversion,
15 individual gain tuning for fixed pattern noise (FPN) cancellation, and digital-
16 only I/O interface, which make it suitable for 2D modular chip assemblies
17 in large and seamless sensing areas. Experimental results for this DPS ar-
18 chitecture in $0.18\mu\text{m}$ 1P6M CMOS technology are reported, returning good
19 performance in terms of linearity, $2ke^-_{rms}$ of ENC, inter-pixel crosstalk below
20 0.5LSB, 50Mbps of I/O speed, and good radiation response for its use in
21 digital X-ray imaging.

22 *Keywords:* CMOS, low-power, digital pixel sensor (DPS), FPN, imaging,
23 X-ray.

24 **1. Introduction**

25 X-ray imaging is a key technology in many application fields such as
26 medicine, industry, security, chemistry and high-energy physics. Hybrid dig-
27 ital direct detectors are the state-of-the-art technology for X-ray imaging
28 (1; 2). These systems are composed of a direct X-ray detector bump-bonded

¹Corresponding author. *E-mail address:* roger.figueras@imb-cnm.csic.es
Preprint submitted to Nuclear Physics A

May 27, 2014

29 to a readout integrated circuit (ROIC). Direct detectors convert X-ray pho-
 30 tons to electronic charge, which is sent to the bonded circuitry for further
 31 signal processing. The main advantages of hybrid systems over more tradi-
 32 tional technologies such as charge-coupled devices (CCD) or flat panel detec-
 33 tors (FPD) are: 100% fill factors, improved detection efficiency and spatial
 34 resolution, and the possibility of combining independent technologies for the
 35 detector and its readout circuit. The latter allows the use of the same readout
 36 chip for a wide range of detector materials to meet the requirements of sev-
 37 eral applications. Fig. 1 illustrates a direct detector pixel hybridized with its
 38 complementary metal-oxide-semiconductor (CMOS) readout circuitry using
 39 bump-bonding and flip-chip techniques. In this figure, I_{sens} and V_{com} stand
 40 for the detector readout current and high-voltage biasing, respectively.




Figure 1: General parts of a hybrid digital pixel sensor for direct X-ray imaging with a representation of a generic X-ray particle hit. Not at scale.

41 Regarding the readout circuitry, the reading method can be classified into
 42 two widely studied categories: charge-integration (3; 4; 5; 6), and photon-
 43 counting (7; 8; 9; 10). Most charge-integration approaches present limited
 44 functionality, either requiring external analog references or lacking test ca-
 45 pability or in-pixel A/D conversion. Active pixel circuits combining these
 46 two readout methods have also been studied (11). Charge-integration sig-
 47 nal processing accumulates all the charge generated by X-ray particles and
 48 the noise. On the other hand, photon-counting pixels compare the charge
 49 generated by a single X-ray photon with a given energy threshold to de-
 50 termine if this photon contributes to the output image or it is discarded.

51 Thus, each counted photon contributes with the same weight, and the lowest
52 measurable signal is a single X-ray photon. Since the energy threshold is
53 set above circuit noise, background is eliminated and large acquisition times
54 are allowed. Furthermore, using multiple threshold levels, at the expense of
55 a more complex circuitry, or sweeping this threshold in consecutive acqui-
56 sitions, information of incoming X-ray photons spectrum can be obtained.
57 However, photon counting pixel detectors with small pitch have also some
58 drawbacks due to a process known as charge-sharing, which degrades detec-
59 tor performance (12; 13). The charge-sharing effect occurs when the charge
60 cloud generated by the X-ray photon in Fig. 1 expands and some fraction is
61 captured by neighboring readout pixels. As a consequence, the charge cap-
62 tured may not exceed the threshold in any of the involved pixels, causing the
63 loss of this photon count. The opposite effect, when the threshold is exceeded
64 in more than one pixel, results in multiple events. Moreover, photon counting
65 pixels can suffer also from pile-up issues at high X-ray photon fluxes, when
66 photons arrive closer than the temporal resolution of the readout circuitry
67 and they can not be resolved as a single particle (14).

68 Concerning ROIC complexity, it can range from simple charge-integrating
69 pixels with analog output to commonly more complex photon-counting cir-
70 cuits with in-pixel digital counters.

71 Hybrid digital direct detectors in general present another drawback for
72 certain applications since large and seamless sensing areas can only be ob-
73 tained at high costs due to restrictions in technology yield (15).

74 To avoid information losses due to charge-sharing and pile-up effects
75 in photon-counting, the authors previously designed a room-temperature
76 CMOS readout pixel circuit based on charge-integration readout. The main
77 features of this novel fully functional pixel design are: lossless charge inte-
78 gration readout, individual gain programming for fixed pattern noise (FPN)
79 compensation and system flexibility, local bias generation and digital-only
80 communications for reduced crosstalk, built-in test capabilities to lower screen-
81 ing costs, biphasic current sensing capability for flexibility, compact design
82 for high spatial resolution and low-power operation to avoid detector heating.
83 Three generations of this design have been fabricated with $100\mu\text{m}$, $70\mu\text{m}$ and
84 $55\mu\text{m}$ -pitch (16; 17; 18).

85 This paper presents the results of a deep characterization, at electrical
86 and radiation levels, of the advanced $55\mu\text{m}$ -pitch digital pixel sensor (DPS).
87 Section 2 reviews a summary of the DPS architecture for completeness, while
88 Section 3 presents the integration of the DPS together with the description

89 of the test setups. Finally, Sections 4 and 5 report the results obtained from
 90 electrical and radiation tests.

91 2. X-Ray Digital Pixel Architecture

92 This section reviews the architecture of the proposed DPS, described in
 93 detail in (16; 17; 18). Fig. 2(a) shows the functional model of the pixel ROIC.
 94 As illustrated, the X-ray imager is built by arranging the DPS cells in daisy
 95 chains at column or row levels with b_{in} and b_{out} for the digital serial input
 96 and output connections between chained pixels, while V_{com} stands for the
 97 common polarization voltage of the X-ray direct sensor.




Figure 2: Architecture (a) and operation (b) of the proposed DPS for digital X-ray imaging.

98 The operation of the DPS is explained in Fig. 2(b), where communication
 99 and acquisition modes can be distinguished. During acquisition, input signal
 100 I_{adc} is digitally quantified by the in-pixel charge-integration analog-to-digital
 101 converter (ADC). In addition, self-test can be performed during acquisition
 102 by injecting controlled charge packets through I_{test} . The acquired digital
 103 word q_{adc} is finally readout serially through b_{out} during communications phase
 104 while, at the same time and without any extra speed cost, the individual gain
 105 V_{th} of the pixel ADC is programmed-in to all the daisy chained pixels using
 106 b_{in} to compensate for any FPN during the following frame.

107 2.1. Lossless A/D Conversion

108 In order to reduce the equivalent noise bandwidth and crosstalk, the A/D
 109 conversion is implemented at pixel level. The novel scheme of Fig. 3, based on
 110 a pulse density modulator (PDM) and implemented by a C_{int} -based capaci-
 111 tive transimpedance amplifier (CTIA) stage, satisfies the requirements for a
 112 compact and low-power pixel while presenting a lossless charge integration
 113 operation and implementing the correlated doubled sampling (CDS).




Figure 3: Proposed novel scheme for the PDM of the in-pixel predictive ADC ($I_{adc} > 0$ case).

114 During acquisition (b_{init} low), the proposed ADC integrates the input
 115 signal I_{adc} in C_{int} while C_{reset}/CDS tracks the offset, the low frequency noise
 116 and the output signal itself of the first stage. When the fixed threshold
 117 $V_{ref} - V_{th}$ is reached, the comparator generates a spike (V_{pulse} high), connect-
 118 ing C_{reset}/CDS to the input of the analog integrator (not shown in Fig. 3).

119 Thus, the charge stored in C_{int} is compensated by $C_{reset/CDS}$ and the reset
 120 is accomplished.

121 The main difference in comparison with classical reset schemes for charge-
 122 integration (19) is that in the proposed PDM, integration of I_{adc} in C_{int} during
 123 reset time (T_{res}) is not blocked, allowing the extension of the pixel dynamic
 124 range to high photon fluxes. The resulting waveforms are illustrated in Fig. 4
 125 showing the matching of the proposed scheme operation with ideal behavior
 126 that the classical scheme can not achieve. Hence, the pulse frequency at the
 127 output of the proposed PDM can therefore be written as:

$$f_{pulse} = \frac{I_{adc}}{C_{int}V_{th}} \quad (1)$$




Figure 4: Qualitative waveforms of the operation of ideal (a), classical (b) and proposed (c) PDM ($I_{adc} > 0$ case). Not in scale.

128 2.2. Gain Programmability and Built-in Test

129 According to Eq. (1), the gain of the pixel ADC can be tuned by chang-
 130 ing the threshold voltage (V_{th}) of its PDM stage. For this purpose, the
 131 switched-capacitor digital-to-analog-converter (DAC) of Fig. 5 is introduced
 132 inside each DPS cell. Despite increasing circuit complexity, this DAC brings
 133 flexibility to the system, and it allows the independent programming of each

145 low output impedance of this block allows the resulting V_{int} to be copied into
 146 C_{th} for further storage during acquisition. Assuming $C_{samp} \equiv C_{mem} \equiv C_{int}$ the
 147 expression of the programmed gain value can be found to be:

$$V_{th} = (-1)^{b_{h/e^-}} V_{DD} \sum_{i=0}^{B-1} \frac{q_{dac}(i)}{2^{B-i}} \quad (2)$$

148 where B stands for the length of the programming word q_{dac} , and V_{DD}
 149 for the supply voltage.

150 The same circuitry is reused for the DPS built-in test mechanism, since
 151 both functions are not overlapped in time. The aim of this block is to gener-
 152 ate the I_{test} pulses of Fig. 2 during acquisition phase in order to emulate
 153 external signals without requiring any X-ray source or even before hybridiza-
 154 tion. Thus, defective ROIC chips can be screened before the expensive hy-
 155 bridization step. The principle of operation is similar to that used for gain
 156 programming: during acquisition, C_{mem} is biased to the common test am-
 157 plitude $V_{testamp}$; when a test stimulus is requested ($b_{testinj}$ high), the charge
 158 stored in C_{mem} is injected directly to the ADC input according to the polar-
 159 ity again specified by b_{h/e^-} flag to test the biphasic current sensing capability
 160 of the proposed pixel. The resulting change on the integrated signal due to
 161 I_{test} is:

$$\Delta V_{int} = (-1)^{b_{h/e^-}} \frac{C_{mem}}{C_{int}} V_{testamp} \quad (3)$$

162 Typically $C_{mem} \equiv C_{int}$, so $|\Delta V_{int}| \equiv V_{testamp}$. The separate control of am-
 163 plitude and timing signals of the test pattern is of special interest to simplify
 164 external components and reduce noise in test mode. In fact, $V_{testamp}$ is the
 165 only external analog signal of the DPS which can inject noise, but it has no
 166 contribution during regular acquisition ($b_{testinj}$ low). Even in test mode, the
 167 external control of a constant DC voltage reference is simpler than distribut-
 168 ing dynamic analog signals inside the pixel array.

169 2.3. Local Bias Generation

170 As already illustrated in Fig. 2(a), the connectivity between pixels is lim-
 171 ited to digital signal only in order to reduce crosstalk between pixels and
 172 relax layout requirements. For this purpose, a local analog generator is in-
 173 corporated inside each DPS. Basically, this block is in charge of generating
 174 both current biasing sources I_{bias} and voltage reference V_{ref} required by all

175 CMOS circuits presented in previous sections. The main advantages of in-
 176 cluding a local generator in each pixel are: low crosstalk thanks to the lack
 177 of common analog signals between active pixels, and low interconnectivity to
 178 relax technology requirements. In (18) and (20) a detailed description of this
 179 circuit block is published. As an additional advantage, the locally generated
 180 V_{ref} is thermally compensated, that is, temperature independent.

181 3. CMOS Integration

182 Based on the circuits proposed in previous sections, a $55\mu\text{m}$ -pitch DPS
 183 cell is developed in UMC $0.18\mu\text{m}$ 1P6M triple-well bulk CMOS technology,
 184 following the layout of Fig. 6, which is an improved version of the pixel
 185 presented in (18). As it can be seen, half of the pixel area is occupied by
 186 digital blocks (ADC counters and control logic), while analog circuitry is
 187 placed beneath the bumping pad and the metal-in-metal (MIM) capacitors
 188 for compacting silicon area. The same 11-bit reconfigurable digital I/O block
 189 is used for both acquisition and communication phases. For the former, it
 190 is configured as a 10-bit ripple counter with overflow flag, while for the latter
 191 it operates as a shift register for the serial read-out and program-in of signal
 192 and gain data respectively.




Figure 6: Layout of the proposed DPS CMOS cell and main blocks.

193 Test chips have been designed and integrated containing DPS cells of
 194 Fig. 6, as shown in Fig. 7. The integrated circuit of Fig. 7(a), includes
 195 individual DPS experiments for in lab electrical characterization (without
 196 detector hybridization) of the internal blocks of Fig. 2, together with a tiny
 197 array of DPS cells to study inter-pixel crosstalk. Some signals such as V_{int} ,
 198 V_{ref} , V_{pulse} or V_{th} of Fig. 3 are made externally accessible on those standalone
 199 pixels. Fig. 7(b) shows an integrated small array of 20×24 pixels, covering
 200 an area of $1.10 \times 1.32 \text{ mm}^2$, for its hybridization with direct X-ray detectors
 201 and its test under X-ray radiation. This pixels array can be also used to
 202 study the effect of CMOS design for manufacturing (DFM) metal filling on
 203 the final image. In this sense, four different metal dummy patterns can be
 204 easily identified for each quadrant of the array.




Figure 7: Microscope photography of the test chips for electrical characterization (a) and for hybridization with direct X-ray detectors and tests under radiation (b). Chip sizes are $1.5\text{mm} \times 1.5\text{mm}$.

205 The corresponding array of $55\mu\text{m}$ -pitch Silicon direct X-ray detector has
 206 been integrated through a customization of the low-cost $2.5\mu\text{m}$ 1P1M CMOS
 207 technology from IMB-CNM(CSIC) based on detector designs used in (21).
 208 As shown in Fig. 8, the back side of the detector array includes the pixe-
 209 lated p-n junctions and the ROIC fan-in, together with the bumps grown
 210 at Fraunhofer IZM. Three sides of the array include the wire-bonding pads
 211 for the connectivity to external circuitry. The detector front side, not shown
 212 in Fig. 8, is fully metalized to apply the high-voltage bias, chosen for hole
 213 collection in this case.




Figure 8: Microscope photography of the $300\mu\text{m}$ -thick Si direct X-ray detector back side with bumps.

214 Finally, the test imager of Fig. 9 is obtained after performing the flip-
 215 chip hybridization of the ROIC array of Fig. 7(b) with the X-ray detector
 216 of Fig. 8 and wire-bonding packaging at IMB-CNM(CSIC) facilities. As
 217 illustrated in the figure cross-section, the hybrid device is attached to a win-
 218 dowed printed circuit board (PCB) substrate for further connectivity to the
 219 field programmable gate array (FPGA) based lab setup.




Figure 9: Photograph after flip-chip (a) and cross-section scheme of the terminated hybrid imager (b).

220 4. Electrical Tests

221 Standalone DPS cells of the test chip of Fig. 7(a) are used for individ-
 222 ual pixel block verification by performing electrical measurements at room-
 223 temperature as in (18). The obtained results are summarized in Table 1.
 224 Taking advantage of the extra circuitry added to the test vehicle chip, the
 225 expected behavior of the meaningful signal waveforms can be verified. The
 226 low measured power consumption helps obtaining a good performance of the
 227 system at room-temperature since it does not cause relevant heating of the
 228 X-ray detector, which would degrade its behavior especially regarding the
 229 dark current. The robustness of the proposed design and layout implementa-
 230 tion is verified from the low mismatching of both V_{ref} and I_{bias} obtained from
 231 measurements on all fabricated samples. Besides, the analog input circuit is
 232 not saturated for input DC currents up to 10nA or higher, depending on the
 233 programmed conversion gain.

234 The conversion gain can be digitally programmed using all 11-bits of the
 235 digital I/O interface. In this sense, the weight of a single count, also known as
 236 least significant bit (LSB) can be programmed from $25ke^-$ to $250ke^-$. Since
 237 the most significant bit (MSB) of the 11-bit counter is reserved as an overflow
 238 flag, the digital output dynamic range is given by the remaining 10-bits of

239 the ripple-counter, leading to a full scale charge up to 250Me^- . On the other
 240 hand, the ENC is calculated using:

$$ENC = \frac{1}{q} C_{int} \sqrt{\int_{1/T_{acq}}^{\infty} V_{n_CTIA-out}^2 df} \quad (4)$$

241 which is under 2ke_{rms}^- for a practical lower integration limit ($T_{acq} \leq 1\text{s}$).
 242 That is a reasonable value for a charge-integration system, which uses higher
 243 integrating capacitors when compared to their photon-counting counterparts.
 244 Furthermore, since it is much lower than the minimum LSB, it is not the
 245 limiting factor to the output dynamic range.

Table 1: DPS experimental electrical performance.

| Parameter | Value | Units |
|----------------------------------|---------------|---------------------|
| Supply voltage | 1.8 | V |
| Reference voltage (V_{ref}) | 830 | mV |
| Biasing current (I_{bias}) | 620 | nA |
| Bias mismatching ($\pm\sigma$) | < 10 | % |
| Conversion gain | 1/250 to 1/25 | LSB/ ke^- |
| Input full scale | > 10 | nA |
| Reset pulse width (T_{res}) | 0.5 | μs |
| Max. PDM frequency | 900 | kHz |
| Equivalent noise charge | < 2 | ke_{rms}^- |
| Threshold programming word | 11 | bit |
| Integration time | 1 to 1000 | ms |
| Output dynamic range | 10 | bit |
| Inter-pixel crosstalk | < 0.5 | LSB |
| Max. program-in/read-out speed | > 50 | Mbps |
| Static power consumption | 10 | μW |
| Integrating capacitor | 100 | fF |
| Pixel pitch | 55 | μm |

246 The tiny pixel matrix of Fig. 7(a) is used to study the inter-pixel crosstalk,
 247 since single pixels can be stimulated at full-scale input signal while their
 248 neighboring pixels receive no input signal. Thanks to the local generation
 249 of the references and the digital-only communications between pixels, no
 250 crosstalk effects have been observed even working at low threshold levels,
 251 which leads to an improvement of the final image sharpness and contrast.

252 As pointed in Section 2.1, the novel lossless charge integration circuit
 253 proposed in Fig. 3 does not block the integration of the input signal during
 254 the reset time. This aspect improves the linearity at high radiation fluxes as
 255 demonstrated in Fig. 10, where the PDM output pulses frequency presents
 256 a notorious linear response following the behavior of Eq. (1) even for fre-
 257 quency values close to $1/T_{res}$, which reduces the brightness distortion from
 258 the imaging point of view. The high linearity observed through all the input
 259 signal range combined with practical integration times reported in Table 1,
 260 make the proposed DPS suitable for a wide range of applications, from syn-
 261 chrotron applications, using high photon fluxes, to medical imaging requiring
 262 lower fluxes.




Figure 10: Experimental PDM transfer function of the in-pixel ADC for two different gain programming levels. Dashed line represents the transfer function using classic charge integration for $T_{res} = 0.5\mu s$. Non-linearities are reduced from 5% of classic schemes to around 1%. Results obtained using DC current as input to standalone pixels of Fig. 7(a).

263 Concerning the compensation of FPN through the tunable gain of the
 264 ADC, V_{th} in Eq. (1), Fig. 11 demonstrates the proper behavior described in
 265 Section 2.2. Since programmability range extends over more than one decade,
 266 this feature is useful not only for practical FPN compensation but also brings
 267 flexibility to the system, allowing image preprocessing and adjustment of
 268 imager sensitivity to each particular X-ray application and detector type.

269 Since CdTe detectors absorb more high energy X-ray photons when compared
 270 to Si detectors, the latter then may require higher pixel sensitivity.




Figure 11: Experimental in-pixel ADC gain programming range for a constant input of $I_{adc} = 600\text{pA}$. Full range non-linearity is under 0.22%.

271 5. Radiation Test Results

272 All reported results in this section have been obtained using the test
 273 setup presented in Fig. 9. The direct X-ray detector is biased at $V_{com} = 80\text{V}$
 274 under uncooled operation, to ensure detector is fully depleted. Radiation is
 275 produced in an X-ray tube with Tungsten anode and adjustable applied volt-
 276 age and current intensity. The latter is directly related with the number of
 277 emitted photons, while the applied voltage is associated with photon energy.

278 Flat radiated captures confirm that the guard ring is mandatory. When
 279 disabled, the outer pixels of the array collect a large amount of charge from
 280 the array surrounding area. High repeatability is observed for read-out values
 281 when comparing a large number of measurements, obtaining deviations of
 282 about 0.5%, basically due to variations in dark current between acquisition
 283 runs.

284 Fig. 12 presents the average digital output code of all pixels of the array
 285 for flat radiation images applying different X-ray tube voltage levels (V_{tube}).
 286 The expected exponential behavior of Lambert-Beer law at the detector is
 287 obtained. Regarding the photon flux, Fig. 13 reports the digital output
 288 lectures for flat images captured under different X-ray tube intensities (I_{tube}),
 289 obtaining the expected linear behavior. The linear response with respect

290 to the number of photons is further verified by changing the acquisition
 291 time for a given X-ray intensity as in Fig. 14. These results also proof that
 292 the proposed DPS is useful in a wide range of applications, since the good
 293 performance is maintained through wide ranges of acquisition times, photon
 294 energies and radiation intensities.




Figure 12: Experimental pixel digital output as a function of the X-ray tube high voltage bias for $T_{acq}=1000\text{ms}$, $q_{dac}=2047\text{LSB}$ and $I_{tube} = 1000\text{mA}$. Logarithmic deviation is under 0.2%.

295 Threshold voltage programmability of the PDM stage is shown in Fig. 15,
 296 illustrating the average digital output of flat irradiated captures under same
 297 conditions, but modifying only the programming digital word q_{dac} . As proved
 298 with the experiment of Fig. 11, the programmability range is adequate both
 299 for practical FPN compensation and for adapting the system to the require-
 300 ments of a wide range of applications. FPN compensation feature can be
 301 verified in Fig. 16, where the distribution of digital outputs for all pixels un-
 302 der flat radiation acquisition before and after equalization are shown. This
 303 in-situ equalization results are obtained after adapting each individual pixel
 304 threshold over few iterations. As the number of iterations grows, more uni-
 305 form digital outputs are obtained. The presented example corresponds to a
 306 case with only 10 iterations to adjust the individual pixel gains. Even though
 307 the low number of iterations, a significant reduction of the deviation in the
 308 measured digital output is achieved.




Figure 13: Experimental pixel digital output versus X-ray tube intensity for $T_{acq}=1000$ ms, $q_{dac}=2047$ LSB, and $V_{tube} = 50$ kV. Measured non-linearity is under 0.04%.




Figure 14: Experimental digital output as a function of acquisition time for $q_{dac}=500$ LSB, $V_{tube}=50$ kV and $I_{tube}=1000$ mA. Measured non-linearity is under 0.001%.




Figure 15: Experimental digital output versus threshold programming for $T_{acq}=400ms$, $V_{tube}=50kV$ and $I_{tube}=1000mA$.




Figure 16: Experimental distribution of all pixel readout digital outputs of the 20×24 array of Fig. 7(b) under flat radiation before (gray, and narrower for easy visualization) and after (black) in-pixel threshold equalization. Initial $q_{dac} = 1000$ dec code is adapted for equalization in the course of 10 iterated captures. In this case: $T_{acq}=1000ms$, $V_{tube}=50kV$ and $I_{tube}=1000mA$.

309 The modulation transfer function (MTF) describes the spatial frequency
 310 response of an imaging system. In other words, it quantifies how contrast
 311 is transmitted. In practice, it can be measured by imaging a precision edge
 312 slightly tilted to the pixels column or row. Fig. 17 shows the MTF obtained
 313 with the proposed DPS compared to that obtained with the Timepix (22)
 314 chip used by the commercial product XRI-UNO (23) operating in counting
 315 mode and using the same slanted edge MTF extraction algorithm (24). This
 316 algorithm performs system MTF calculations up to twice the Nyquist fre-
 317 quency over slanted edge images. Due to the small size of the test array of
 318 this work, a single image has been replicated to obtain the minimum needed
 319 area for computation. As seen in Fig. 17, results from this work and Timepix
 320 pixels are comparable, since both pixels exhibit the same pitch ($55\mu\text{m}$) and
 321 MTF is extracted in both cases using the same algorithm on almost identical
 322 images.




Figure 17: Experimental MTF of this work compared to Timepix (22) extracted from slanted edge images for $T_{acq}=1000\text{ms}$, $V_{tube}=50\text{kV}$ and $I_{tube}=1000\text{mA}$.

323 Regarding the response to attenuated radiation, several materials and
 324 thickness have been used to mitigate the incoming X-ray flux in Fig. 18.
 325 Again, the exponential behavior of the Lambert-Beer law referred to the
 326 detector X-ray absorption can be observed, meaning that the ROIC pixels
 327 do not degrade image contrast.




Figure 18: Experimental pixel digital output obtained attenuating radiation with different materials and thickness for $T_{acq}=400\text{ms}$, $q_{dac}=1024\text{dec}$, $V_{tube}=50\text{kV}$ and $I_{tube}=1000\text{mA}$.

328 As a qualitative example, Fig. 19 shows a composition of few single shots
 329 to obtain a larger image (about 7.040mm length) of an encapsulated chip,
 330 where the pads inside the packaging and even the internal wire-bonds (typ.
 331 $25\mu\text{m}$ in diameter) are visible. Some single small equalized images are sup-
 332 plied in the same figure. Since the detector area is small ($1.10\times 1.32\text{ mm}^2$),
 333 the images are magnified for visual accommodation. As appreciated in the
 334 provided images, one pixel presents a defective behavior probably due to a
 335 bad bump bonding connection, since it does not block the daisy chain com-
 336 munications. However, it does not affect the neighboring pixels thanks to
 337 the low crosstalk architecture of the imager.

338 Finally, the test setup of Fig. 9 has also been mounted in a synchrotron fa-
 339 cility (25) for a limited time. Taking advantage of the microfocus capabilities
 340 of this facility, a $15\mu\text{m}\times 15\mu\text{m}$ monochromatic beam of 10keV X-ray photons
 341 is pointed to the pixel array. Fig. 20 shows a section of the captured images,
 342 at room temperature and without any calibration, for four positions of the
 343 X-ray beam in the array. For these experiments, the initial beam intensity
 344 was attenuated using 0.35mm thickness of Aluminum. As appreciated in the
 345 figure, no crosstalk is observed. Moreover, these measurements confirm that
 346 the proposed DPS is suitable for high photon fluxes applications, since the

347 DPS response is not saturated despite synchrotron beam intensity is much
 348 higher (30 times approx.) than the X-ray tube used in previous experiments.




Figure 19: Composition of few single equalized shots to obtain a larger area image of an encapsulated chip (a), and small single images of part of an ant (b), metal wires covered with plastic (c), small region of a flat cable (d) and a low contrast leaf (e) where the stem can be distinguished. For all cases, $T_{acq}=400\text{ms}$, $V_{tube}=50\text{kV}$ and $I_{tube}=1000\text{mA}$.




Figure 20: Images captured moving a $15\mu\text{m}\times 15\mu\text{m}$ focused X-ray beam through X axis direction in $20\mu\text{m}$ steps (smaller than the $55\mu\text{m}$ pixel pitch). For all cases, $T_{acq}=17\text{ms}$, $q_{dac}=2047$.

349 No radiation hardening has been observed neither during X-ray tube ex-
350 periments nor during synchrotron measurements.

351 **6. Conclusions**

352 Experimental results of a new $55\mu\text{m}$ -pitch low-power and compact fully
353 functional CMOS active pixel circuit are presented. First, the DPS design
354 proposed by authors is reviewed, together with the description of the inte-
355 grated test chips and setup. Then, analysis of both electrical and radiation
356 tests are supplied.

357 Most of the charge-integrating X-ray DPS found in the literature present
358 a lack of functionality while their photon-counting counterparts may suffer
359 from information losses due to charge-sharing and pile-up effects. Therefore,
360 a direct comparison of the proposed DPS with other works can not be made.
361 However, it can be concluded that the proposed DPS shows state-of-the-art
362 performance in terms of dynamic range, calibration, crosstalk, linearity and
363 speed for its use in large-scale 2D-modular X-ray imagers.

364 **Acknowledgements**

365 Some of these experiments were performed at BL11-NCD beamline at
366 ALBA Synchrotron Light Facility with the collaboration of ALBA staff, spe-
367 cially of the beamline scientist Juan Carlos Martinez.

368 **References**

- 369 [1] N. Wermes, Pixel detectors for particle physics and imaging applications,
370 Nuclear Instruments and Methods in Physics Research A 512 (2003)
371 277–288.
- 372 [2] D. Fitrio, M. Mazalan, A Review on Hybrid Pixel Detector Readout
373 Chip for Imaging Systems, International Symposium on Robotics, Vi-
374 sion, Signal Processing & Power Applications (RoViSP) (2009) 1094–
375 1101.
- 376 [3] I. Fujieda, S. Nelson, R. A. Street, R. L. Weisfield, Radiation Imaging
377 with 2D a-Si Sensor Arrays, IEEE Transactions on Nuclear Science 39
378 (1992) 1056–1062.

- 379 [4] R. Irsigler, J. Anderson, J. Alverbro, J. Borglind, C. Frojdh, P. Helander,
380 S. Manolopoulos, H. Martijn, V. OShea, K. Smith, X-ray Imaging Using
381 a 320 x 240 Hybrid GaAs Pixel Detector, IEEE Transactions on Nuclear
382 Science 46 (1999) 507–512.
- 383 [5] P. J. Sellin, G. Rossi, M. J. Renzi, A. P. Knights, E. F. Eikenberry,
384 M. W. Tate, S. L. Barna, R. L. Wixted, S. M. Gruner, Performance
385 of semi-insulating gallium arsenide X-ray pixel detectors with current-
386 integrating readout, Nuclear Instruments and Methods in Physics Re-
387 search A 460 (2001) 207–212.
- 388 [6] C. P. Lambropoulos, E. G. Zervakis, D. Loukas, Charge Integrating
389 ASIC with Pixel Level A/D Conversion, IEEE Nuclear Science Symposi-
390 um Conference Record 1 (2007) 357–359.
- 391 [7] M. Campbell, E. H. M. Heijne, P. Jarron, A 10 MHz Micropower CMOS
392 Front End for Direct Readout of Pixel Detectors, Nuclear Instruments
393 and Methods in Physics Research A 290 (1990) 149–157.
- 394 [8] P. Seller, G. Derbyshire, G. Hall, G. M. Iles, A. Jorden, P. Murray,
395 M. L. Prydderch, S. M. Passmore, K. Smith, S. L. Thomas, Photon
396 counting hybrid pixel detector for X-ray imaging, Nuclear Instruments
397 and Methods in Physics Research A 455 (2000) 715–720.
- 398 [9] P. Pangaud, S. Basolo, N. Boudet, J. F. Berar, B. Chantepie,
399 P. Delpierre, B. Dinkespiler, S. Hustache, M. Menouni, C. Morel,
400 XPAD3: A new photon counting chip for X-Ray CT-scanner, Nuclear
401 Instruments and Methods in Physics Research A 571 (2006) 321–324.
- 402 [10] X. Llopart, M. Campbell, R. Dinapoli, D. S. Segundo, E. Pernigotti,
403 Medipix2: A 64-k pixel readout chip with $55\mu\text{m}$ square elements working
404 in single photon counting mode, IEEE Transactions on Nuclear Science
405 49 (2002) 2279–2283.
- 406 [11] E. Kraft, P. Fischer, M. Karagounis, M. Koch, H. Krueger, I. Peric,
407 N. Wermes, C. Herrmann, A. Nascetti, M. Overdick, W. Ruetten,
408 Counting and Integrating Readout for Direct Conversion X-ray Imaging:
409 Concept, Realization and First Prototype Measurements, IEEE Nuclear
410 Science Symposium Conference Record 5 (2005) 2761 – 2765.

- 411 [12] M. Chmeissani, B. Mikulec, Performance limits of a single photon count-
412 ing pixel system, *Nuclear Instruments and Methods in Physics Research*
413 *A* 460 (2001) 81–90.
- 414 [13] C. M. H. Chen, S. E. Boggs, A. E. Bolotnikov, W. R. Cook, F. A. Harri-
415 son, S. M. Schindler, Numerical Modeling of Charge Sharing in CdZnTe
416 Pixel Detectors, *IEEE Transactions on Nuclear Science* 49 (2002) 270–
417 276.
- 418 [14] A. S. Wang, D. Harrison, V. Lobastov, J. E. Tkaczyk, Pulse pileup statis-
419 tics for energy discriminating photon counting x-ray detectors, *Medical*
420 *Physics* 38 (2011) 4265–4275.
- 421 [15] R. Turchetta, N. Guerrini, I. Sedgwick, Large area CMOS image sensors,
422 12th International Workshop on Radiation Imaging Detectors. *IOP-*
423 *Science Journal of Instrumentation* 6.
- 424 [16] R. Figueras, J. Sabadell, J. Margarit, E. Martin, L. Teres, F. Serra-
425 Graells, A $0.18\mu\text{m}$ CMOS low-power charge-integration DPS for X-ray
426 imaging, *IEEE Biomedical Circuits and Systems Conference* (2009) 209
427 – 212.
- 428 [17] R. Figueras, J. Sabadell, L. Teres, F. Serra-Graells, A $70\mu\text{m}$ -Pitch $8\mu\text{W}$
429 Self-Biased Charge-Integration Active Pixel for Digital Mammography,
430 *IEEE Transactions on Biomedical Circuits and Systems* 5 (2011) 481 –
431 489.
- 432 [18] R. Figueras, L. Teres, F. Serra-Graells, A $55\mu\text{m}\times 55\mu\text{m}$ Charge-
433 Integration Digital Pixel Sensor for Digital Direct Mammography in
434 $0.18\mu\text{m}$ CMOS Technology, *IEEE Nuclear Science Symposium and Med-*
435 *ical Imaging Conference (NSS/MIC)* (2011) 3625–3630.
- 436 [19] R. Luhta, M. Chappo, B. Harwood, R. Mattson, D. Salk, C. Vrettos, A
437 new 2D-tiled detector for multislice CT, *Proceedings of SPIE: Physics*
438 *of Medical Imaging* 6142.
- 439 [20] F. Serra-Graells, J. L. Huertas, Sub-1V CMOS Proportional-to-
440 Absolute-Temperature References, *IEEE Journal of Solid-State Circuits*
441 38 (2003) 84–88.

- 442 [21] M. Maiorino, R. Martinez, G. Pellegrini, G. Blanchot, M. Chmeissani,
443 J. Garcia, M. Lozano, C. Puigdemonges, M. Ullan, A Read-out System
444 for the Medipix2 Chip Capable of 500 Frames per Second, Nuclear In-
445 struments and Methods in Physics Research A 563 (2006) 96–99.
- 446 [22] X. Llopart, R. Ballabriga, M. Campbell, L. Tlustos, W. Wong, Timepix,
447 a 65k programmable pixel readout chip for arrival time, energy and/or
448 photon counting measurements, Nuclear Instruments and Methods in
449 Physics Research A 581 (2007) 485–494.
- 450 [23] X-Ray Imatek S.A., The XRI Series UNO & QUATRO.
451 URL <http://www.xray-imatek.com/products/xri-series>
- 452 [24] Carles Mitjà, Image Quality of Photographic Cameras, Tech. rep.,
453 Image Quality Laboratory. Center of the Image and Multimedia
454 Technology. Polytechnic University of Catalonia (UPC). (2011).
455 URL [http://carlesmitja.net/2011/02/06/image-quality-of-
456 photographic-cameras/](http://carlesmitja.net/2011/02/06/image-quality-of-photographic-cameras/)
- 457 [25] CELLS - ALBA, ALBA synchrotron radiation facility. 08290 Cerdanyola
458 del Vallès, Barcelona, Spain.
459 URL <http://www.cells.es/>