# ISTANBUL TECHNICAL UNIVERSITY $\star$ GRADUATE SCHOOL OF SCIENCE ENGINEERING AND TECHNOLOGY 

## TUNABLE WINDOW COMPARATOR APPLICATIONS IN CURRENT-MODE CIRCUITS

M.Sc. THESIS

Melek KURNAZ

Department of Electronics and Communications Engineering
Electronics Engineering Master Programme

MAY 2014

# TUNABLE WINDOW COMPARATOR APPLICATIONS IN CURRENT-MODE CIRCUITS 

M.Sc. THESIS

Melek KURNAZ
(504081214)

Department of Electronics and Communications Engineering Electronics Engineering Master Programme

Thesis Advisor: Prof. Dr. Serdar OZOGUZ

# AKIM MODLU DEVRELERDE AYARLANABİLİR PENCERE KARŞILAŞTIRICI UYGULAMALARI 

YÜKSEK LİSANS TEZİ<br>Melek KURNAZ (504081214)

Elektronik ve Haberleşme Mühendisliği Anabilim Dalı Elektronik Mühendisliği Yüksek Lisans Programı

Tez Danışmanı: Prof. Dr. Serdar ÖZOĞUZ

Melek Kurnaz, a M.Sc. student of ITU Institute of / Graduate School of Science Engineering and Technology student ID 504081214, successfully defended the thesis/dissertation entitled "TUNABLE WINDOW COMPARATOR APPLICATIONS IN CURRENT-MODE CIRCUITS", which she prepared after fulfilling the requirements specified in the associated legislations, before the jury whose signatures are below.

Thesis Advisor: Prof. Dr. Serdar OZOGUZ<br>Istanbul Technical University

Jury Members : Yrd.Doç.Dr. Metin YAZGI
Istanbul Technical University

Prof. Dr. Cem GOKNAR
Dogus University

To my spouse and daughter,

## FOREWORD

I would like to explain my sincere pleasure to my leading supervisor Serdar ÖZOĞUZ. Also, I appreciate that Cem GÖKNAR and Shahram MINAEI without their advice and unique support. Furthermore, I am grateful to all of my teachers in Doğuş University Electronics and Communications Engineering Department especially Merih YILDIZ.

Besides, I want to thank my whole family for their understanding and lovely support.
Finally, I have a heartful thank to my husband Deniz SERIFOGLU for his patience and support. Also, I dedicate to my cute daughter Ece SERIFOGLU whom has an important place in my life for six months.

## TABLE OF CONTENTS

Page
FOREWORD ..... ix
TABLE OF CONTENTS ..... xi
ABBREVIATIONS ..... xiii
LIST OF TABLES ..... xv
LIST OF FIGURES ..... xvii
SUMMARY ..... xix
ÖZET ..... xxi

1. INTRODUCTION ..... 1
1.1 Literature Survey ..... 2
1.1.1 Delay models / Time delay ..... 2
1.1.2 Ring oscillator ..... 4
1.2 Scope of Thesis ..... 6
2. DYNAMIC MODELLING OF CURRENT MIRROR ..... 9
2.1 Current-Mode Circuits ..... 9
2.1.1 Improvement of integration technologies ..... 10
2.1.2 Stimulation for current-mode circuit design ..... 11
2.1.3 Evolution of current-mode building blocks ..... 12
2.1.4 Current-mode circuits advantages ..... 13
2.2 Capacitances of the MOS Transistor ..... 13
2.2.1 Thin oxide capacitance ..... 14
2.2.2 pn junction capacitances ..... 16
2.2.3 Overlap capacitance ..... 17
2.3 Time Delay ..... 17
2.4 Introducing Core Circuit ..... 19
3. TIME DELAY CALCULATION ..... 23
3.1 Equivalent Circuit Model ..... 23
3.2 Junction Capacitances Calculations ..... 24
3.2.1 Junction capacitances calculations for Node 1 ..... 25
3.3 Time Delay Calculation for the Core Circuit ..... 28
3.3.1 Delay calculations for Node 1 ..... 28
3.3.1.1 Time delay calculations without $r_{o}$ ..... 28
3.3.1.2 Time delay calculations with $r_{o}$ ..... 30
3.3.2 Delay calculations for Node 3 ..... 31
3.3.3 Delay calculations for Node 5 ..... 32
3.4 SPICE Simulation Results ..... 34
3.4.1 Simulation of subcircuit at Node 1 ..... 34
3.4.2 Simulation of subcircuit at Node 3 ..... 36
3.4.3 Simulation of subcircuit at Node 5 ..... 36
3.4.4 Simulation of the entire core cell ..... 37
3.5 Comparison with Bench Test Results ..... 38
4. RING OSCILLATORS CONSTRUCTED WITH CORE CIRCUIT ..... 39
4.1 Topologies of the Ring Oscillators ..... 41
4.1.1 Differential topology ..... 41
4.1.2 Single ended topology ..... 42
4.2 Proposed Ring Oscillator Constructed with Core Circuit ..... 43
4.3 SPICE Simulation Results ..... 45
4.4 Comparison with Bench Test Results. ..... 46
5. CONCLUSIONS AND RECOMMENDATIONS ..... 49
REFERENCES ..... 51
APPENDICES ..... 55
CURRICULUM VITAE ..... 65

## ABBREVIATIONS

| AMS | : Analog and Mixed Signal |
| :--- | :--- |
| BiCMOS | : Bipolar Complementary Metal Oxide Semiconductor |
| CC | : Core Circuit |
| CCII | : Second Generation Current Conveyor |
| CCO | : Current Controlled Oscillator |
| CMOS | : Complementary Metal Oxide Semiconductor |
| CVSL | : Cascode Voltage Switch Logic (CVSL) |
| FDE | : Functional Differential Equations |
| HDL | : Hardware Description Language |
| KCL | : Kirchhoff's Current Law |
| MOS | : Metal Oxide Semiconductor |
| MOSFET | : Metal Oxide Semiconductor Field Effect Transistor |
| MVCM | : Multiple Valued Current-Mode |
| NMOS | : N-Channel Mosfet |
| PMOS | : P-Channel Mosfet |
| PLL | : Phase Locked Loop |
| PWM | : Pulse Width Modulator |
| SC | : Switched Capacitor |
| SCMS | : Series Connected MOSFET Structure |
| SI | : Switched Current |
| SPICE | : Simulation Program for Integrated Circuits Emphasis |
| STA | : Static Timing Analysis |
| S-VCCS | : Subtraction Based Voltage Controlled Current Source |
| VCO | : Voltage Controlled Oscillator |
| VLSI | : Very Large Scale Integration |

## LIST OF TABLES

## Page

Table 2.1: Dimensions of the CMOS Transistors in Core Circuit......................... 21
Table 3.1: PSpice Model Parameters.................................................................... 27
Table 4.1: Change of Two Block Ring Oscillator frequency with respect to control current
Table 4.3: Measurement Results for Two Block Ring Oscillator.......................... 48

## LIST OF FIGURES

Page
Figure 1.1: A CMOS 3-stage inverting ring oscillator using current load [41] ..... 5
Figure 1.2: Differential four-stage dual-delay-path ring oscillator [43] ..... 6
Figure 2.1: Process technologies and there impact on Current-Mode Building Blocks and Systems [45] ..... 9
Figure 2.2: Current-Mode Analog Building Blocks [45] ..... 10
Figure 2.3: Capacitances of the MOS transistor [13] ..... 14
Figure 2.4: MOS capacitance values with respect to region of operation [4] ..... 15
Figure 2.5 : Calculation of the MOS junction capacitance. ..... 17
Figure 2.6 : I-O current waveforms ..... 18
Figure 2.7 : Output current rise and fall times ..... 19
Figure 2.8 : Core circuit block diagram ..... 20
Figure 2.9 : Transfer characteristic of the core circuit ..... 20
Figure 2.10 : CMOS implementation of the core circuit [5] ..... 21
Figure 3.1 : (a) PMOS circuit model. (b) Large-signal Equivalent circuit model without $r_{o}$ ..... 23
Figure 3.2 : Large-signal equivalent circuit model with $r_{o}$ [27] ..... 24
Figure 3.3 : CMOS implementation of the core circuit [5] ..... 25
Figure 3.4 : Input section of the core cell with parasitic capacitances [55] ..... 25
Figure 3.5: MOS Model with parasitic capacitances for Node 3 ..... 31
Figure 3.6 : MOS Model with parasitic capacitances for Node 5 [54] ..... 33
Figure 3.7: Step response for the input stage of the core circuit of Figure 3.3 ..... 35
Figure 3.8 : Time delay versus input current graph ..... 35
Figure 3.9 : Simulation Result for Node 3 ..... 36
Figure 3.10: Simulation Result for Node 5 ..... 37
Figure 3.11: Step response for the core circuit of Figure 3.3 ..... 37
Figure 3.12 : Bench Test Results for Core Circuit ..... 38
Figure 4.1 : Ring Oscillator with $\mathrm{N}=5$ [53] ..... 40
Figure 4.2 : (a) A Single inverting amplifier (b) Small Signal Model [30]. ..... 41
Figure 4.3 : Three stage differential ring oscillator [27] ..... 42
Figure 4.4 : The small signal single-ended equivalent for the ring of 4.3 ..... 42
Figure 4.5 : Proposed Two Block Ring Oscillator ..... 43
Figure 4.6 : Time Delay of Two Block Ring Oscillator ..... 44
Figure 4.7 : Proposed Four Block Ring Oscillator ..... 45
Figure 4.8 : Time Delay of Four Block Ring Oscillator ..... 45
Figure 4.9 : Simulation Result of Two Block Ring Oscillator ..... 46
Figure 4.10 : Bench Tested Ring Oscillator ..... 47
Figure 4.11 : Bench Test Results for Two Block Ring Oscillator ..... 47

# TUNABLE WINDOW COMPARATOR APPLICATIONS IN CURRENTMODE CIRCUITS 

## SUMMARY

In this thesis time delay calculations for current-mode circuits are investigated and equivalent circuit models for delay estimation are improved. This is one of the most important problems for us as Electronic Engineers. Many researches are already made for voltage-mode circuits, but our study is one of the few applications for current-mode circuits.

During this study, we used the CMOS Core Circuit in DU-TCC1209 which is designed and realized under Project 106E139 supported by the Scientific \& Technological Research Council of Turkey (TUBITAK) in 2009 [5]. Primarily, a detailed literature survey was performed. Afterwards, missing in the literature identified and this work has continued on that topic. The first aim was to calculate time delay on current-mode circuits, then crosscheck the obtained results with simulation and bench tests. There are two phases in the calculation of the time delay: first, an equivalent circuit model has to be developed then analyzing the obtained equivalent circuit model, time delay formulae have to be extracted in terms of circuit elements' parameters. Some complicate calculation is performed with Wolfram Mathematica programme. Then simulations and bench tests have to be performed to confirm the theoretical analysis. To further verify the delay formulation in currentmode circuits, the CMOS Core Circuit in DU-TCC1209 [5] has been simulated, bench-tested and time delay results given for three different nodes.

After that with connecting two or four core circuits in a loop and a ring-oscillator circuit is proposed. The time delay of this ring-oscillator circuit is calculated. In the second step, the simulation results using SPICE Simulation Program are given and compared with theoretical ones. Finally, the ring-oscillator circuit is tested experimentally in the laboratory. That, calculated, simulated and measured delays agree quite well can be concluded. This application, which is obtained perfect results, throw light on the further suggestions such as phase detectors, modulators, clippers and comparators.

The publications and the presentations on the thesis are given end of the thesis.

# AKIM MODLU DEVRELERDE AYARLANABİLİR PENCERE KARŞILAŞTIRICI UYGULAMALARI 

## ÖZET

Hazırlanmış olan bu tezde akım-modlu devrelerde zaman gecikmesi problemi ele alınmıştır. Üzerinde durmuş olduğumuz bu konu, biz Elektronik Mühendisleri için çok önemlidir. Öncelikli olarak detaylı bir literatür çalışması yapılmıştır. Bu sayede yapılan çalışmalardaki eksikler belirlenerek, çalışmalarımıza yön verilmiştir. Zaman gecikmesi hesapları ilk olarak 1964 yılında Burns tarafından gerilim-modlu devrelerde yapılmıştır. Devamında yapılan çalışmalarda ise gerilim-modlu devrelerle ilgili pek çok çalışma yapılmıştır. Ancak modern entegrasyon teknolojisinin yüksek hız, düşük güç tüketimi ve düşük güç kaynağı gibi ihtiyaçları artttığından akım modlu devrelerle ilgili çalışmalar önem kazanmıştır. Literatür araştırmasının gösterdiği gibi akım-modlu devrelerin, gerilim-modlu devrelerle kıyaslandığında hız, bantgenişliği, duyarlılık gibi pek çok avantajı vardır. Tüm bu ihtiyaçlar ışığında akım-modlu devrelerde zaman gecikmesi hesaplanması büyük önem kazanmaktadr. Belirtmek gerekirse, bu çalışma akım-modlu devrelerle yapılan çok az uygulamalardan biridir. Yapılan birkaç çalışmadan kısaca bahsedilmiş ve bizim çalışmamız yanındaki eksikleri de belirtilmiştir.
Birincil amacımız akım-modlu devrelerde zaman gecikmesini hesaplamak ve sonrasında elde edilen değerlerin benzetim ve test devresi ile sağlamasını yapmaktır. İkincil amacımız ise elde edilen formülleri kullanılarak ring osilatör uygulaması geliştirmektir.
Bu tezdeki temel amaç, akım-modlu bir devrede zaman gecikmesini hesaplayan basit bir formül elde etmektir. Zaman gecikmesi hesabı iki aşamadan oluşmaktadır. Birinci aşama, eşdeğer devre modeli tasarlamak ve sonrasında elde edilen eşdeğer devre modelinin analizini yapmaktır. Bunun için iki tane PMOS içeren basit akım aynasıyla oluşmuş bir devre seçildi ve gecikme tahmini yapabilmek için eşdeğer devre modeli geliştriilmiştir. Kirchhoff akım yasası ile elde edilen denklemden yola çıkarak akım değerinin $\% 50$ 'ye çıktığı andaki zaman elde edilmeye çalışılmıştır. Çünkü zaman gecikme problemlerinde giriş-çıkış akımlarının yarıya yükseldiği ya da düştüğü andaki fark zaman gecikmesini vermektedir. Ortalama gecikmeyi hesaplamak için ise düştüğü ve yükseldiği kenardaki gecikmelerin ortalaması alınarak bulunabilir. Bu bilgiler ışığında basit akım aynasından oluşan iki PMOS transistörlü devrenin zaman gecikmesi için çok basit bir denklem elde edilmiştir. Öncelikli olarak çıkış direnci eklenmeden yapılan bu hesaplar aynı şekilde çıkış direnci eklenerek de tekrarlanmıştır. Elde edilen formül çıkış direnci eklenmemiş hali kadar basit değildir. Ancak iki formülün de doğruluğunu görmek için, çıkış direnci sonsuz alınarak denklem çözülmüştür. Bu formüller benzer yapıdaki pek çok akımmodlu devreye uyum sağlamaktadır. Formüllerden görülebileceği gibi gecikmeyi yaratan en büyük etken parazitik kapasitelerdir. Bu kapasitelerin değerini düşürmek, gecikmeyi büyük ölçüde düşürecektir. Tezin diğer bir amacı ise, önerilen formülleri bir uygulamada kullanmaktır. 2009 yılında TÜBİTAK projesi olarak tasarlanan ve gerçeklenen DU-TCC1209 CMOS çekirdek devresi kullanılarak hesaplamaların doğruluğu gösterilmiştir. Kullanılan bu devre iki eşik devresi ve bir fark devresinden oluşmaktadır. Akım aynaları kullanılarak da kontrol akımları eşik devrelere aktarılmıştır. Giriş akımı $I_{i n}, I_{1}$ ve $I_{2}$ akımlarının arasında bir değerde ise çıkış akımı
$I_{\text {out }}$ ise $I_{H}$ kontrol akımı kadardır. Diğer durumlarda ise çıkış akımı sıfırı göstermektedir. Kontrol akımları sayesinde ayarlanabilme özelliğine sahip bu devre pek çok uygulama için kullanılabilir.

Kullanılan çekirdek devrede, birinci düğüm için önerilen denklem kullanılarak zaman gecikme hesapları yapılmıştı. Formülden de görülebileceği gibi eşdeğer kapasitenin hesaplanması gerekmektedir. Bir MOS devredeki parazitik kapasiteler, transistorun çalışma aralığına göre değişiklik göstermektedir. Devredeki transistorların doymada çalıştığı düşünülerek hesaplamalar yapılmıştır. Transistor doymada çalıştığında ise $\mathrm{C}_{\mathrm{gs}}$ ve $\mathrm{C}_{\mathrm{db}}$ kapasiteleri ile overlap kapasiteleri hesaba katılmıştır. Kapasitelerin hesaplanmasında kullanılan değerler SPICE modelinden alınmıştır. Birinci düğüm için eş değer kapasite hesaplanarak çıkış direnci yokken ve varken zaman gecikmesi hesaplanmıştır. Elde edilen değerlerden görülebileceği gibi çıkış direnci eklendiğinde gecikmede $\% 10$ 'luk bir artış olmuştur. Zaman gecikmesi ile ilgili hesaplamalar yapılırken karmaşık denklemleri çözmek için Wolfram Mathematica programı kullanılmıştır. Yine de elde edilen formülleri daha iyi açıklamak için Ek-C'de matematiksel ifadeler detaylı olarak verilmiştir.

Çekirdek devrenin tamamının zaman gecikmesini hesaplayabilmek için girişten çıkışa olan katların hesaplarının ayrı ayrı yapılabilmesi gerekmektedir. Node 3 olarak kullandığımız ikinci farklı tipteki devre yapısı için benzer gecikme formülü elde edilmiştir. Yine parazitik kapasitelere bağlı basit bir denklem bulunmuştur. Üçüncü farklı tipteki devremiz ise Node 5 olarak belirtilen düğümdür. Her üç düğüm için bulunan formüllerden de anlaşılacağı gibi parazitik kapasite değerlerini düşürmek zaman gecikmesinin düşmesindeki en büyük etkendir. Tüm hesaplamaların yapılmasıyla çekirdek devrenin toplam gecikmesi hesaplanabilir. Devrenin girişinden çıkışına bakıldığında birinci ve ikinci düğüm için $t_{1}$, üçüncü düğüm için $t_{2}$, dördüncü düğüm için transistor boyutları üçüncü düğümdekinin dörtte biri olduğu için $0.25 t_{2}$ ve beşinci düğüm için $t_{3}$, toplam gecikme ise bu beş düğümün art arda bağlı olduğu için toplanmasıyla bulunur.
Teorik analizi doğrulamak için SPICE benzetim programı kullanılmıştır. $0.35 \mu \mathrm{~m}$ TSMC CMOS teknoloji parametreleri ile simülasyonlar gerçekleştirilmiştir. Her üç düğüm için ayrı ayrı hesaplar yapıldığı gibi simülasyonlar da yapılmıştır. Ayrıca birinci düğüm için yapılan bir analiz giriş akımı arttıkça, zaman gecikmesinin azaldığını da göstermektedir. Çekirdek devrenin tamamı için de simülasyon yapıldığında, hesaplamalarla elde edilen değerlerin büyük ölçüde birbirini doğruladığı gözlenmiştir. Teorik hesapların yanında simülasyon sonuçları ile de sağlaması yapılan bu çalışmada son aşama ise laboratuvarda deneysel olarak test edilmesidir. Öncelikli olarak iki PMOS'dan oluşan devre CD4007 kullanılarak test edilmiştir. Ardından DU-TCC1209 CMOS kullanılarak tüm çekirdek devrede test edilmiştir. Burada elde edilen değer teorik ve simüle edilen değerlerle büyük oranda benzerlik sağlamış olsa da ölçüm ucu kapasitelerinden ve parazitik etkilerden kaynaklı olarak iki katı bir fark görülmüştür. Laboratuvar ortamını iyileştirebilmek aradaki farkı azaltacaktır.

Tek bir çekirdek hücrenin tüm analizi yapıldıktan sonra, bu yapı ring osilatör uygulamasını önermek için kullanılmıştır. Ard arda iki tane çekirdek devrenin bağlanmasıyla basit bir ring osilatör oluşturulmuştur. Öncelikli olarak teorik analizi yapılan devrenin daha sonra simülasyon sonuçları ile karşılaştırılması yapılmıştır. Osilasyon frekansı teorik olarak hesaplandığı gibi yapılan benzetimlerle üç ayrı değerlerle test edilmiştir. Kontrol akım değerlerinin artmasıyla osilasyon frekansının
da arttığı görülmüştür. Üçüncü aşamamız ise DU-TCC1209 CMOS çekirdek devresi kullanarak laboratuvar ortamında testini sağlamaktır. Ancak bu şekilde ard arda bağlanmasıyla zaman gecikmesi arttığından osilasyon frekansı da düşmektedir. Benzer şekilde dört çekirdek devrenin peş peşe bağlanmasıyla dört bloklu ring osilatör devre yapısı önerilmiştir. İhtiyaç duyulan osilasyon frekansına göre iki ya da dört bloklu ring osilatör devresi kullanılabilir.

Yapılan çalışmayı genel olarak değerlendirmek gerekirse, elde edilen basit formüller akım-modlu pek çok devreye uyarlanabilir ve böylece hesaplamalar sayesinde gecikme minimum düzeye ingirgenebilir. Önerilen ring osilatör yapısı da çeşitli ihtiyaçlara göre kullanılabilir.

Hesaplanan, simüle edilen ve ölçülen gecikmeler birbirine çok yakın değerler vermiştir. Ölçüm sonuçlarının elde edilen değerlerin iki katı kadar farklı çıkması laboratuvar imkanlarının yetersizliği ve parazitik etkilerden kaynaklanmaktadır.

Elde edilen iyi sonuçlar sonraki çalışmalarımıza da ışık tutacaktır. Bu konu ile ilgili yapılabilecek sonraki çalışmalardan bazıları şöyle sıralanabilir: faz dedektörleri, modülatörler, karşılaştırıcılar ve kırpıcı devrelerdir.

Bu tezden türetilen bildiri ve yayınlar son bölümde verilmiştir.

## 1. INTRODUCTION

Nowadays, modern integration technologies are in a serious development stage, because of the requirements of higher speed, lower power consumption and lower power supply values. Due to the reduction in the dimensions of integration devices, maximum voltage ratings are reduced as well. The reduction in supply voltage values does not limit the design of digital circuits; but the design of high performance analog integrated circuits with low supply voltages becomes more complicated.

In this case, there is a small amount of integrated devices in digital integration technologies for circuit design. In the worst convenient scenario, there are only transistors suitable are in order to designing analog circuit. Infrequently, there might be capacitances and resistors. However, in this case there are disadvantages such as small values and parasitic components. Therefore, if it is desired quickest integration technologies suitable, it typically prevent to active components in the propose of integrated analog circuits [1].

Current-mode circuit design can be considered as a solution to design highperformance analog circuits with lower supply voltages. A literature survey shows that current-mode circuits have many advantages in comparison with voltage-mode circuits in terms of speed, bandwidth, accuracy, etc. In current-mode circuits, high voltage gain amplifiers, passive components with high sensitivity, summers are not required and that is why these circuits can be designed completely with transistors. This advantage provides the compatibility of current-mode circuits with digital processes as well $[2,3]$.

Generally, in the literature, dynamic characteristics of CMOS inverter circuits are investigated; delay calculations of inverters were presented primarily by Burns in 1964 [4].

If it is needed to compare similar applications, the study provides the following advantages:

- has a simple mathematical expression.
- gives more physical comprehension about the current-mode circuits implement the existing core circuit in the ring oscillator application.

The motivation of these study as follows:
Secondary effect is a practical challenge. The expectation of these study dynamic performances of the system is developed. It is needed more realistic models. In the internal dynamics of many processes include second effect event. For examples of related studies biology, mechanics, physics. In addition, delays are presented by actuators, detectors and field networks in feedback loops. Thus, they are contained in communication area and information technologies such as service quality in MPEG video transmission or high-speed communication networks, computing times in robotics, etc. After all, delay times are used to reduce high order models.

### 1.1 Literature Survey

### 1.1.1 Delay models / Time delay

In literature, dynamic characteristics of the CMOS inverter circuit is investigated generally. CMOS inverter delay calculations was presented as primarily by Burns in 1964 [5].

One of the first studies on the time delay calculations is about series connected MOSFET structures (SCMS's) [6]. The usage of the new possible short channel MOS model provides analysis of CMOS gate delay. Including short channel effects, for CMOS inverters and SCMS's closed form time delay formulas are acquired. As is clear from here, the time delay of NAND/NOR compare with the time delay of inverter getting smaller in the area of submicrometer. The reason is that every MOSFET's $V_{D S}$ and $V_{G S}$ in the SCMS are lower than MOSFET inverter. In minimized MOSFET, the lower voltages respectively decrease and relieve the hard carrier speed saturation. This event support more extended use of NAND/NOR complex gates and Cascode Voltage Switch Logic (CVSL) which refers to a CMOS type logic family in the submicrometer circuit design [6].

In another study, for a different applications, CMOS inverter delay calculations and formulas are determined. In this embodiment, simple but practical $\alpha$-power law

MOS model is suggested. This model is enclosed to containing the carrier velocity saturation effect caused by prominent in short channel MOSFET's. The model which operates in saturation region, is continuation of Shockley's square-law MOS model. By using this model for calculating delay, closed form statements are provided. If applications of this model is indicated as follows, closed form analytical statements are provided for calculating delay, short circuit power and logic threshold voltage of CMOS inverters. All applications were supported on the Shockley model, also all studies is essential to aware of the behaviour in submicrometer area. At the same time source and drain resistance is taken into consideration as delay statement. Source and drain resistance affect is play a significant role in assessment of delay retrogression a kind of parasitic diffusion resistance of MOSFET's and hot carrier retrogression affect [5].

In another application, timing jitter is investigated in CMOS ring oscillators. In CMOS ring oscillators, the consequences of thermal noise in transistors on timing jitter compiled of source coupled differential delay cells is inquired. Correlation between delay component design variable and implicit in thermal noise jitter of the generated waveform are studied. In this structure delay control is used with phase detection for designing ring oscillator. Time delay of this ring oscillator is formulated by first order timing jitter decomposition. This is found out by the number of stages in the ring and the delay for each stage. In this study voltage-mode circuit structure is used for calculating delay calculation [7].

Some studies have been conducted on current-mode circuits. In 2004, delay line with continous time offset compensation is discussed. For Laguerre adaptive filter structure, second order fully differential offset compensated current-mode delay line is recommended. Current state enable to use minimum length of the transistors which enlarge the bandwidth without considerable increasing the power consumption [8].

High speed timing recognition outline by using delay tables is recommended for a wide ranging Multiple Valued Current-Mode (MVCM). This application is proposed because of the necessity of high performance arithmetic VLSI, in a lot of application areas, such as multimedia processing and intelligent signal processing. The proposed recognition consists of two main stages. The first stage is logic verification using Verilog AMS which is a Hardware Description Language (HDL) conceived for
analog and mixed signal systems. The second stage is delay estimation based on parasitic capacitance occupier static timing analysis (STA) tool which is standard timing verification methodology [9].

In another implementation is about Pulse Width Modulator (PWM). This study consist of the stability of current-mode controlling with time delay model of PWM. As with many studies in recent years, also in this study, the structure of the currentmode circuit proved to be many advantages compared to the structure of the voltagemode circuit. Firstly time delay model of PWM in voltage-mode control is represented, and then time delay model of PWM in current-mode control is designed with additional current loop inside the external voltage loop. But in here, duty ratio is no more argument however is controlled by the inductor current. Recommended model exposes some supremacy as a simpler mathematical expression, gives more physical insight into the sample and of current loop and obtain preferable prediction of the critical condition of the current loop stability without of slope compensation [1].

In another study, CMOS wireless temperature sensor is designed with integrated radiating element. For this wireless temperature there are two ring oscillators. It is known that a ring oscillator is a sensitive circuit because temperature variances reason adjustments of oscillation frequency. The relation between frequency and temperature is the delay of each stage. This technique was applied that solving the problem of unwanted dependence on the bias voltage of the ring oscillation frequency [10].

In [11] the analytic step response of an NMOS current mirror has been examined. The settling time of the current mirror has been derived analytically. However, the output resistances of the transistors were not taken into account.

### 1.1.2 Ring oscillator

A ring oscillator is a structure consisted of an odd number of NOT gates. Their output oscillates between two voltage levels [12].

In literature ring oscillators are extensively used in phase locked loops (PLL). This is utilized for frequency synthesizers for their small die size, clock synchronization in microprocessors, clock and data recovery and a lot of implementation of polyphase
sampling [7]. Another applications of ring oscillators are as follows; voltage controlled oscillator in most phase locked loops is built from a ring oscillator, many wafers include a ring oscillator as part of the scribe line test structures which is used during wafer testing to measure the effects of manufacturing process variety.

In one of the studies, 3 -stage inverting ring oscillator is proposed to acquire a formula for its frequency. Designed circuit structure is shown in Figure 1.1. As can be seen from the figure, inverting stage uses an NMOS device driving a current source $I$ with an output capacitor $C$. Therefore there is no $V_{d d}$ supply current spike generally contained in a static inverter and consumption of power depends on I. As a result of work done, for large NMOS or small current, the frequency alters linearly with the load current [13].


Figure 1.1: A CMOS 3-stage inverting ring oscillator using current load [13].
A Dual Delay Path Ring Oscillator is presented by Chen and Lee. The designed structure which is shown in Figure 1.2 has two operation modes which mentioned as the diferential and common modes. The oscillation frequencies and output waveform characteristics help that distinguish each other the two operation modes. The main distinction among the operation modes is the output waveform characteristics. The tunning ranges are from 1.01 to 1.055 GHz for common-mode, 1.77 to 1.92 GHz for differential operations for differential four-stage dual delay path ring oscillator [14].


Figure 1.2 : Differential four-stage dual delay path ring oscillator [14].
One of the recent studies, VCO as is presented as a process variation compansated voltage controlled ring oscillator (VCO) with subtraction based voltage controlled current source (S-VCCS). In this study to compansate voltage controlled ring oscillators variation for process variations a simple methodolgy is proposed. The compensation is acquired by supplying the VCO with stable current which comes from S-VCCS. For implementing a current reference amplifier S-VCCS can be colligated to voltage to current converter. Also it can be used in differential ring VCOs, continous time filters and automatic gain control circuits to compensate corner variations [15].

### 1.2 Scope of Thesis

The aim of this thesis is to give a general calculation of time delay in current-mode circuits then to verify it by simulations and bench tests. There are two phases in the calculation of the time delay: first, an equivalent circuit model has to be developed then analyzing the obtained equivalent circuit model, time delay formulae have to be extracted in terms of circuit elements' parameters. A ring oscillator is proposed as two block and four block application. Its calculation is also extracted. Then simulations and bench tests have to be performed to confirm the theoretical analysis. To further verify the delay formulation in current-mode circuits, the CMOS Core Circuit in DU-TCC1209 [1] has been simulated, bench-tested and time delay results given for three different nodes.

The sequel of the thesis is organized as follows: in chapter 2, dynamic modelling of current mirror is clarified. Improvement of integration technologies, current-mode
building blocks and the advantages of current-mode circuits are explained. In chapter 3, design of equivalent circuit model is explained. There is a simple current-mode current-mirror circuit and its large-signal equivalent circuit model are given. The time delay formulation of the equivalent circuit model is extracted. In addition the effects of the parasitic capacitances on the delay calculations are considered. Time delay is calculated for three distinctive node and the total time delay is computed. SPICE simulations for three node and bench test results are presented. The time delay calculation is also computed in ring oscillator as two block and four block in chapter 4. As well, simulation results and bench test results provided theoretical consequence. Finally, some concluding remarks and further sugestion are given in chapter 5.

## 2. DYNAMIC MODELLING OF CURRENT MIRROR

### 2.1 Current-Mode Circuits

In recent studies, current-mode circuits present a better performance than voltagemode structures in analog circuit design [8].

In Figure 2.1 process technologies are shown. These technologies effect on currentmode building blocks and systems. Besides, current-mode analog building blocks are shown in Figure 2.2.


Figure 2. 1 : Process technologies and there impact on Current-Mode Building Blocks and Systems [2].


Figure 2.2 : Current-Mode Analog Building Blocks [2].

### 2.1.1 Improvement of integration technologies

Nowadays, the requirements of digital CMOS circuit design provide the improvement of modern integration technologies. While the size of the integrated devices reduction, the voltage ratings rapidly decrease. But the reduction of supply voltage do not constrain the design of digital circuits.

There are little integrated devices suitable for circuit design, in digital integration technologies. The worst case there will be analogue circuit design with only transistors. There may be resistors or capacitances, however their values may be small or there will be parasitic components. If desired that to optimize fastest integration technologies, there will be active components in analog circuits design.

The operational amplifier has attended as the basic constructing blocks in the analog circuit design while the innovation of integrated circuits. After that, the
execution necessities for analog circuits have been altered and new integrated analog circuit applications have came forth. At high closed-loop gain system acquires due to the stable gain-bandwidth product voltage-mode operational amplifier circuits have bounded bandwidth. Moreover, the fixed slew-rate of the operational amplifier involves the large-signal, high-frequency operation. That's why it is needed low voltage analog circuit techniques [16].

### 2.1.2 Stimulation for current-mode circuit design

There is a method for finding disjunctive; circuit implementation is to use current signals instead of voltage signals for signal processing. MOS transistors are more appropriate for manipulating currents rather than voltages just because commonsource, common-gate and common-drain amplifier configurations have current at the output signal. In MOS current mirrors, base currents limit the accuracy so according to bipolar current mirrors, MOS current mirrors are more accurate and fewer sensitive to process configuration. Furthermore, MOS transistor circuits can be simplified by using current signals preferable to voltage signals. Therefore, integrated current-mode circuit actualizations nearer to the transistor level than the traditional voltage-mode actualizations and therefore simpler circuits and systems should result.

The parasitic capacitances are charged and discharged with voltage oscillation when signals are distributed as voltages. That limits the speed and increments the power consumption of voltage-mode circuits. Consequently, it is realizable to accomplish higher speed and lower dynamic power consumption with currentmode circuit processes. Current-mode connection circuits particularly display assuring performance.

The voltages in MOS transistor circuits are relative to the square root of the signal while the signal is carried for a current, whenever saturation region operation is acquired for the devices. Likewise, the voltages are proportional to the logarithm of the signal in bipolar transistor circuits. Hence, a decrease of supply voltage and a compressing of voltage signal swing are possible. This speciality is applied e.g. in $\log$ domain filters, switched current filters, and in non-linear current-mode circuits commonly. Unfortunately, because of the device mismatches this non-
linear procedure can yield an extravagant quantity of deformation for applications with high linearity demands. Therefore, to reduce the nonlinearity of the transistor transconductance, linearization methods are being applied. Thereby the voltage signal oscillation is not minimized.

Nevertheless, new results regular imply new problems. Sensitivity to mismatches is increment by the compressing of the voltage signal swing. Moreover, some current-mode techniques are very old such as the current feedback. They are used as developed voltage-mode signal processing building blocks instead of currentmode such as signal processing building blocks [16].

### 2.1.3 Evolution of current-mode building blocks

The first building block conceived for current signal processing is published in 1968 as current conveyor [17]. The improvement form of the current conveyor, which called the second-generation current conveyor CCII, is emerged in 1970. None of them became popular because of the integrated operational amplifier [18]. In forties, voltage-mode operational amplifiers notion had already been presented. In addition to this, integrated current conveyors were crucial to realize. In 1970s, PNP devices without high performance are used in the integration technologies [17-20].

In 1980's, fast PNP devices were presented in bipolar integration technologies. At that time, researchers realize that voltage-mode operational amplifier is not best solution to all analog circuit design problems. New surveys show that by using current conveyors, current-mode signal processing is presented. Additionally the current feedback operational amplifier can be produced as a commercial product [18-20].

Different circuit topologies and operation basis are essential for realizing currentmode circuits. In 1988, the fundamental of a MOS current copier was offered [21]. In 1989, the switched current (SI) principle was offered. Then switched capacitor (SC) circuits that do not need linear capacitors were presented as an alternative to the SI circuits [19].

Moreover, with a differential input and single ended output or with a single ended input and differential output, diverse suggestion for CMOS current-mode operational amplifier have been published [21].

### 2.1.4 Current-mode circuits advantages

A literature survey shows that current-mode circuits have many advantages according to the voltage-mode circuits. The current-mode circuits obtaining a better performance is these circuits usually are less complex and use less loop gain.

With regard to Schmid, the actual difference between current-mode circuits and voltage-mode circuits are arived from the distinctive studies of researchers [22].

Therefore, researchers who work on current-mode can give precious point of view to voltage-mode researchers while they try to design the circuits with low power, low voltage, high speed circuits [22].

If we want to summarily indicate the advantages of current-mode circuits according to the voltage-mode circuits, listed as follows:

- Lower power consumption,
- Smaller chip area,
- Higher gain variation,
- Circuit simplicity,
- Cost of higher distortion,
- Less loop gain,
- Faster.


### 2.2 Capacitances of the MOS Transistor

Switching rates are being limited with the lengths of the time interval required for charging and discharging capacitances contained in the MOS transistor. It is known that many of the capacitances in VLSI circuits are very small for measuring accurately. For circuit analysis, these parasitic capacitances must be calculated from device proportions and dielectric constants. The MOS transistor's significant capacitances are between the terminals of the transistor as shown in Figure 2.3. According to physical properties, these parasitic capacitances can be grouped under
three headings as thin oxide capacitances, junction capacitances and overlap capacitances [35].


Figure 2.3 : Capacitances of the MOS transistor [9].

### 2.2.1 Thin oxide capacitance

In MOS transistors, the thin oxide capacitance is the most important capacitance. The thin oxide capacitances are consisted of $C_{g s}, C_{g d}$, and $C_{g b}$ are symbolized by $C_{g}$. The two plates of the capacitances are defined as the gate and the channel. Among these two plates the dielectric material is the oxide. The gate capacitances $C_{g}$ is found as the following equality:

$$
\begin{equation*}
C_{g}=C_{o x} \times W \times L \tag{2.1}
\end{equation*}
$$

where $C_{o x}$ is the capacitance per unit area of the gate dielectric is defined as:

$$
\begin{equation*}
C_{o x}=\frac{\varepsilon_{o x}}{t_{o X}} \tag{2.2}
\end{equation*}
$$

where $t_{o x}$ is the gate oxide thickness and $\varepsilon_{o x}$ is the permittivity of oxide can be found as:

$$
\begin{equation*}
\varepsilon_{o x}=3.9 \times \varepsilon_{o} \tag{2.3}
\end{equation*}
$$

where $\varepsilon_{o}$ is the dielectric constant and the value of this constant is $8.85 \times 10^{-12} \mathrm{~F} / \mathrm{m}$.
The gate capacitance is divided into three capacitances namely; the gate to source
capacitance $C_{g s}$, the gate to drain capacitance $C_{g d}$, and gate to bulk capacitance $C_{g b}$. These parasitic capacitances are calculated numerically depending on whether the device is in cut off, in linear or saturation regions as indicated in Figure 2.4.


Figure 2.4 : MOS capacitance values with respect to region of operation [23]. when the device is in cut off the capacitances gate source and gate drain is equal to zero as shown in equality (2.4). The gate bulk capacitance is in (2.5).

$$
\begin{gather*}
C_{g s}=C_{g d}=0  \tag{2.4}\\
C_{g b}=C_{o x} \times W \times L \tag{2.5}
\end{gather*}
$$

when the device is in linear region the capacitances obtained as:

$$
\begin{gather*}
C_{g b}=0  \tag{2.6}\\
C_{g s} \simeq C_{g d} \simeq 1 / 2 C_{o x} \times W \times L \tag{2.7}
\end{gather*}
$$

when the device is in saturation mode the parasiticic capacitances gate drain and gate bulk gives a value of zero as shown following equality:

$$
\begin{equation*}
C_{g d}=C_{g b}=0 \tag{2.8}
\end{equation*}
$$

The formula of the gate to source capacitance $C_{g s}$ is given by:

$$
\begin{equation*}
C_{g s}=2 / 3 C_{o x} \times W \times L \tag{2.9}
\end{equation*}
$$

where, $C_{o x}$ is the capacitance per unit area of the gate dielectric, $W$ and $L$ are width and length of the transistor respectively.

### 2.2.2 pn junction capacitances

The source and drain regions and substrate form pn junctions that give rise to two additional capacitances. The junction capacitances are composed of source bulk and drain bulk capacitances respectively as symbolized $C_{s b}$, and $C_{d b}$. Each of two capacitances is owing to the depletion charge of the source or drain diffusion area in substrate. These junction capacitances are very complicate to calculate by the three dimensional shape of the diffusion regions that constitute source substrate and the drain substrate junctions.

There are two types of junction capacitances calculate for NMOS device, in such a way that the bottom capacitance and the sidewall capacitance. The detailed junction capacitance $\left(C_{d b}\right)$ is found from the following equality:

$$
\begin{equation*}
C_{d b}=\left(\frac{C J}{\left(1+\frac{V D B}{P B}\right)^{M J}} \times A D\right)+\left(\frac{C J S W}{\left(1+\frac{V D B}{P B}\right)^{M J S W}} \times P D\right) \tag{2.10}
\end{equation*}
$$

where $C J$ is the zero-bias body-junction capacitance per unit area over the drainsource region and CJSW is the zero-bias body-junction capacitance per unit length along the sidewall (periphery) of the drain-source region. $M J$ is the grading coefficient for area component and MJSW is the grading coefficient for the sidewall component; $P B$ is the body-junction built in potential, $A D$ is the area while $P D$ is the perimeter of the drain region of MOSFET [24].
The formula AD as given by expression (2.11) where $x_{j}$ called the junction depth and PD as given following equalities:

$$
\begin{gather*}
A D=2(W * x j)+2(X * x j)(X \cong L / 2)  \tag{2.11}\\
P D=2 *(W+X) \tag{2.12}
\end{gather*}
$$

The top view of the MOS transitor in Figure 2.5 defines the channel width $W$ of the transistor and the extent $X$ away from the gate of the region.


Figure 2.5 : Calculation of the MOS junction capacitance.

### 2.2.3 Overlap capacitance

The overlap capacitance is arising from lateral diffusion and fringing component. This voltage free capacitance is connected from gate to drain and from gate to source [22].

The capacitance due to lateral diffusion is computed as:

$$
\begin{equation*}
C_{o v}=W \times L_{o v} \times C_{o x} \tag{2.13}
\end{equation*}
$$

where $L_{o v}$ is overlap length and typically, $L_{o v}=0.05$ to $0.1 L . C_{o x}$ is the capacitance per unit area as shown in Equation (2.2) and $W$ is width of the transistor.

### 2.3 Time Delay

Time delay systems can be called a secondary effect or a dead-time system. In functional differential equations (FDEs) class, these systems can be included. Since 1963, there are lots of surveys and research papers [25].

The Input-Output (I-O) waveforms of the current-mirror circuit are shown in Figure 2.6. As can be seen from Figure 2.6, low to high time delay $\tau_{P \text { PH }}$ of MOS transistors can be defined as time duration between the initial time $t_{0}$ (the output current is at its minimum value) and the time $t_{1}$ (the output current increases to half of its maximum value). Similarly, high to low transition propagation delay $\tau_{\text {PHL }}$ is the time duration
required for the output to decrease to half of its maximum value from its maximum value. Thus, the propagation delay times $\tau_{P H L}$ and $\tau_{P H H}$ are found from Figure 2.6 as:

$$
\begin{gather*}
\tau_{P L H}=t_{1}-t_{0}  \tag{2.14}\\
\tau_{\text {PHL }}=t_{3}-t_{2}  \tag{2.15}\\
\tau_{P}=\frac{\tau_{P L H}+\tau_{P H L}}{2} \tag{2.16}
\end{gather*}
$$



Figure 2.6 : I-O current waveforms.
There is another specification for output current rise and fall times as shown in Figure 2.7. $\tau_{\text {fall }}$ as called falling time can be clarified as the time necessary for the output current reduce from $I_{90 \%}$ level to $I_{10 \%}$ level. Similarly, $\tau_{\text {rise }}$ as called rising time can be clarified as the time necessary for the output current reduce from $I_{10 \%}$ level to $I_{90 \%}$ level. $I_{10 \%}$ and $I_{90 \%}$ current levels can be described as follows:

$$
\begin{align*}
& I_{10 \%}=I_{O L}+0.1\left(I_{O H}-I_{O L}\right)  \tag{2.17}\\
& I_{90 \%}=I_{O L}+0.9\left(I_{O H}-I_{O L}\right) \tag{2.18}
\end{align*}
$$



Figure 2.7 : Output current rise and fall times.
So that, the output $\tau_{\text {fall }}$ and $\tau_{\text {rise }}$ can be found from Figure 2.7 as the following equations:

$$
\begin{align*}
& \tau_{\text {full }}=t_{B}-t_{A}  \tag{2.19}\\
& \tau_{\text {rise }}=t_{D}-t_{C} \tag{2.20}
\end{align*}
$$

### 2.4 Introducing Core Circuit

As an example for calculation of the time delay of the circuit, the CMOS Core Circuit which was developed as a classifier integrated circuit and manufactured as DU-TCC1209 in 2009 [13], has been used. The block diagram and the transfer characteristic of the core circuit are shown in Figure 2.8 and Figure 2.9, respectively.

The input-output transfer characteristics of the core circuit shown in Figure 2.9 can be expressed as:

$$
I_{\text {out }}=\left\{\begin{array}{cc}
I_{H} & \text { if } I_{1}<I_{\text {in }}<I_{2}  \tag{2.21}\\
0 & \text { otherwise }
\end{array}\right.
$$



Figure 2.8 : Core circuit block diagram.


Figure 2.9 : Transfer characteristic of the core circuit.
The CMOS implementation of the classifier core circuit is shown in Figure 2.10. The core circuit is constituted with two threshold circuits and one subtructor circuit. $I_{1}, I_{2}$ and $I_{H}$ called as external control currents. With simple current mirror structures, input currents are performed to the core circuit. The change of the output waveform in a horizantal position is provided by the currents $I_{I}$ and $I_{2}, I_{H}$ describes the amplitude of the output waveform. The transistors $M_{1}, M_{2}, M_{4}, M_{5}$ and $M_{9}, M_{10}, M_{12}, M_{13}$ create two threshold circuits shown in Figure 2.10. The transistors $M_{7}$ and $M_{8}$ are used to generate a subtractor circuit with simple current mirror structure. The transistors $M_{15}$, $M_{16}$ and $M_{17}$ are used to apply the same $I_{H}$ current for the threshold circuits. Similarly, the transistors $M_{18}, M_{19}$, and $M_{20}$ are used to apply the same $I_{i n}$ current to both of the threshold circuits.


Figure 2.10 : CMOS implementation of the core circuit [26].
The core circuit in Figure 2.10 has been simulated with $0.35 \mu m$ TSMC CMOS technology parameters using SPICE simulation software. The supply voltages $V_{D D}$ and $V_{S S}$ were selected $\pm 1.65 \mathrm{~V}$. The transistors dimensions are given in Table 2.1.

Table 2.1: Dimensions of the CMOS Transistors in Core Circuit.

| MOSFET | $\mathrm{W}[\mu \mathrm{m}]$ | $\mathrm{L}[\mu \mathrm{m}]$ |
| :--- | :---: | :---: |
| $\mathrm{M}_{1}, \mathrm{M}_{2}, \mathrm{M}_{9}, \mathrm{M}_{10}$ | 42 | 1.05 |
| $\mathrm{M}_{7}, \mathrm{M}_{8}, \mathrm{M}_{15}, \mathrm{M}_{16}, \mathrm{M}_{17}, \mathrm{M}_{18}, \mathrm{M}_{19}$, | 21 | 1.05 |
| $\mathrm{M}_{20}, \mathrm{M}_{25}, \mathrm{M}_{26}, \mathrm{M}_{27}, \mathrm{M}_{28}$ | 10.5 | 1.05 |
| $\mathrm{M}_{4}, \mathrm{M}_{5}, \mathrm{M}_{6}, \mathrm{M}_{12}, \mathrm{M}_{13}, \mathrm{M}_{14}, \mathrm{M}_{21}, \mathrm{M}_{22}$ | 105 |  |

## 3. TIME DELAY CALCULATION

The main aim of this paper is to give a general calculation of time delay in currentmode circuits. There are two phases in the calculation of the time delay: First, an equivalent circuit model has to be developed then analyzing the obtained equivalent circuit model, time delay formulae have to be extracted in terms of circuit elements' parameters.

### 3.1 Equivalent Circuit Model

As a simple current-mode circuit, a PMOS basic current mirror is selected for time delay investigation. In Figure 3.1(a), a PMOS current-mirror, which is widely used in complex current-mode circuits is shown. Both of the transistors are assumed to operate in saturation region. The large-signal equivalent circuit model of the PMOS transistor $\mathrm{M}_{1}$ is shown in Figure 3.1(b); it consists of a capacitor in parallel with a non-linear resistor. The capacitor $C$ in Figure 3.1(b) represents the total parasitic capacitances of MOS transistors (including the loading capacitors of $\mathrm{M}_{2}$.) The nonlinear resistor stems from the dependent current source of the MOS transistor model working in saturation region. $r_{\mathrm{o}}$ is the output resistance (not shown) which will be taken into account in Figure 3.2.


Figure 3.1 : (a) PMOS circuit model. (b) Large-signal Equivalent circuit model without $r_{o}$.

According to Kirchhoff's Current Law the following equation can be written for the circuit of Figure 3.1(b).

$$
\begin{equation*}
C \frac{d v(t)}{d t}=-\beta\left(v(t)-V_{T}\right)^{2}+i_{\text {in }}(t) \tag{3.1}
\end{equation*}
$$

where $\beta=1 / 2 \mu_{p} C_{o x} W / L$ is the gain factor of MOS transistors, the parameters $\mu_{p}, C_{o x}$, $W, L$ have their usual meanings and $V_{T}$ is the threshold voltage.

To see the effect of the output resistance of the transistors on time delay, similar analyses can be performed. The equivalent circuit model with transistor output resistance $r_{0}$ is illustrated in Figure 3.2.


Figure 3.2 : Large-signal equivalent circuit model with $r_{o}$ [27].
Adding the output resistance and writing the KCL at the input node, the Eq. (3.1) is modified as:

$$
\begin{equation*}
C \frac{d v(t)}{d t}=-\beta\left(v(t)-V_{T}\right)^{2}+I_{O H}-\frac{v(t)}{r_{o}} \tag{3.2}
\end{equation*}
$$

### 3.2 Junction Capacitances Calculations

As mentioned before, the total parasitic capacitance has the main effect on the value of the time delay. Therefore, a precise calculation of these capacitances is an important issue for current-mode circuits. As an example for calculation of the total parasitic capacitances at the input node of the circuit, the CMOS Core Circuit which was developed as a classifier integrated circuit and manufactured as DU-TCC1209 in 2009 [26], has been used. The CMOS implementation of the classifier core circuit is shown in Figure 3.3.


Figure 3.3 : CMOS implementation of the core circuit [26].

### 3.2.1 Junction capacitances calculations for Node 1

To calculate the total parasitic capacitances, the input section of the classifier core circuit with parasitic capacitances of each transistor is shown in Figure 3.4.


Figure 3.4 : Input section of the core cell with parasitic capacitances [27].
The parasitic capacitances $C_{d b M 18}, C_{g S M 18}, C_{g S M 19}, C_{g s M 20}$ affecting Node 1 are all connected in parallel to each other hence the equivalent overall input capacitance is calculated approximately as shown in Eq. (3.3).

$$
\begin{equation*}
C_{e q}=C_{d b} M_{18}+C_{g s} M_{18}+C_{g s} M_{19}+C_{g s} M_{20}+7 C_{o v} \tag{3.3}
\end{equation*}
$$

The formula of the gate to source capacitance $C_{g s}$ is given by:

$$
\begin{equation*}
C_{g s}=\frac{2}{3} \times C_{o x} \times W \times L \tag{3.4}
\end{equation*}
$$

where, $C_{o x}$ is the capacitance per unit area of the gate dielectric, $W$ and $L$ are width and length of the transistor respectively. In addition, $C_{o v}$ in expression (3.3) is the overlap capacitance of each transistor effecting Node 1. The drain-bulk junction capacitance ( $C_{d b}$ ) is found from the following Eq. (3.5):

$$
\begin{equation*}
C_{d b}=\left(\frac{C J}{\left(1+\frac{V D B}{P B}\right)^{M J}} \times A D\right)+\left(\frac{C J S W}{\left(1+\frac{V D B}{P B}\right)^{M J S W}} \times P D\right) \tag{3.5}
\end{equation*}
$$

To find the numeric value of the the drain bulk capacitance of $\mathrm{M}_{18}$ transistor ( $C_{d b M 18}$ ) firstly the area of the drain region of MOSFET as called $A D$ is calculated where $x j=3 \times 10^{-7} \mathrm{~m}$ called the junction depth as shown in Eq. (3.6) and $A D$ is found $12.915 \times 10^{-12}$.

$$
\begin{gather*}
A D=2(W \times x j)+2(X * x j)\left(x j=3 \times 10^{-7} \mathrm{~m}\right)  \tag{3.6}\\
A D=\left(2 \times\left(21 \times 3 \times 10^{-7}\right)\right)+2 \times\left((1.05 / 2) \times 3 \times 10^{-7}\right) \\
=12.915 \times 10^{-12} \tag{3.7}
\end{gather*}
$$

Secondly, $P D$ is calculated as called the perimeter of the drain region of MOSFET from following equalities:

$$
\begin{gather*}
P D=2 \times(W+X), X=X+L o v \rightarrow X=L / 2  \tag{3.8}\\
P D=2 *(21+(1.05 / 2))=43.05 * 10^{-6} \tag{3.9}
\end{gather*}
$$

Current phase is finding the numeric value of drain bulk capacitance by using Eq. (3.4). The numerical values of parasitic capacitances of transistors shown in Figure 3.4 are given as follows for $0.35 \mu \mathrm{~m}$ CMOS technology as shown in Table 3.1. These values are taken from the PSpice Model. By using these values $C_{d b M I 8}$ is calculated 14.115fF.

$$
\left.\begin{array}{c}
C_{d b M 18}=\left(\frac{1.419508 \times 10^{-3}}{\left(1+\frac{0.56}{0.8152753}\right)^{0.5}} \times\left(12.915 \times 10^{-12}\right)\right. \tag{3.10}
\end{array}\right)+\left(\frac{4.813504 \times 10^{-10}}{\left(1+\frac{0.56}{0.8152753}\right)^{0.5}} \times\left(43.05 \times 10^{-12}\right)\right)
$$

Table 3.1 : PSpice Model Parameters.

| Symbols of <br> source code | Description | Value |
| :--- | :--- | :---: |
| TOX | Gate oxide thickness | $7.9 * 10^{-9}(\mathrm{~m})$ |
| CJ | Source-drain (S/D) bottom junction <br> capacitance per unit area at zero bias | $1.419508^{*} 10^{-3}$ <br> $\left(\mathrm{~F} / \mathrm{m}^{2}\right)$ |
| CJSW | S/D field oxide side wall junction <br> capacitance per unit length at zero bias | $4.813504^{*} 10^{-10}$ <br> $(\mathrm{~F} / \mathrm{m})$ |
| PB | Bottom junction built in potential | $0.8152753(\mathrm{~V})$ |

To find the gate to source of the capacitance of transistor $M_{18}, M_{19}$ and $M_{20}$ are found from Eq. (3.4). Three of the capacitances values are equal to each other because of the dimensions ( $W$ and $L$ ) of transistors are equal as following:

$$
\begin{align*}
C_{g S M 18}=C_{g S M 19}=C_{g s M 20} & =\left(\frac{2}{3} \times 0.00436899 \times 21 \times 1.05 \times 10^{-12}\right)  \tag{3.11}\\
& =64.2242 \times 10^{-15} \mathrm{~F}
\end{align*}
$$

The overlap capacitance, which appears due to the fact that source and drain diffusions extend under the gate oxide, is computed as:

$$
\begin{equation*}
C_{o v}=W \times L_{o v} \times C_{o x} \tag{3.12}
\end{equation*}
$$

where $L_{o v}$ is overlap length and typically $0.1 \times L$. The value $C_{o v}$ must be added to the $C_{g s}$ and $C_{g d}$ for each transistor. With a routine analysis and applying Miller effect it can be seen that a total number of $7 C_{o v}$ appears in expression (3.3).

In the light of this information, overlap capacitance $2 * C_{g d o v M 19}+2 * C_{g d o v M 20}+C_{g s o v 18}$ $+C_{\text {gsov19 }}+C_{\text {gsov20 }}=7 C_{o v}$ (The factor 2 comes from Miller effect) can be found as:

$$
\begin{gather*}
C_{o v}=21 \times 10^{-6} \times 0.1 \times 1.05 \times 10^{-6} \times 0.00436899=9.63362 \times \\
10^{-15} F \tag{3.13}
\end{gather*}
$$

To sum up $C_{g S M 18}=C_{g s M 19}=C_{g s M 20}=64.22 \mathrm{fF}, C_{d b M 18}=14.11 \mathrm{fF}, C_{o v}=9.6 \mathrm{fF}$. So the equivalent capacitance is calculated in Eq. (3.14) and $C_{e q}=274.223 \mathrm{fF}$.

$$
\begin{gather*}
C_{e q}=1.4115 \times 10^{-14}+\left(3 \times 6.42242 \times 10^{-14}\right)+(7 \times 9.63362 \times  \tag{3.14}\\
\left.10^{-15}\right)=274.22294 \times 10^{-15} F
\end{gather*}
$$

### 3.3 Time Delay Calculation for the Core Circuit

### 3.3.1 Delay calculations for Node 1

### 3.3.1.1 Time delay calculations without $r_{o}$

The Input-Output (I-O) waveforms of the current-mirror circuit are shown in Figure 2.6 and the average propagation delay is given in Eq. (2.16).

The next step is to calculate the time delay $\tau_{P L H}$ from the equivalent circuit model, which is given in Figure 3.1(b). To do this, the value of the current $i(t)$ at time $t_{1}$ must be equated to half of the value of the input current $\left(I_{O H}\right)$. To find the time $t_{l}$ Eq. (3.1) must be used; that is at $t_{l}$ Eq. (3.15) must be satisfied [27].

$$
\begin{equation*}
i\left(t_{1}\right)=\frac{I_{O H}}{2} \Leftrightarrow C \frac{d v\left(t_{1}\right)}{d t}=\frac{I_{O H}}{2} \tag{3.15}
\end{equation*}
$$

By substituting Eq. (3.15) into Eq. (3.1), the following set of equations can be reached.

$$
\begin{gather*}
C \frac{d v\left(t_{l}\right)}{d t}=-\beta\left(v\left(t_{l}\right)-V_{T}\right)^{2}+I_{O H}=\frac{I_{O H}}{2}  \tag{3.16}\\
\beta\left(v\left(t_{l}\right)-V_{T}\right)^{2}=\frac{I_{O H}}{2}  \tag{3.17}\\
v\left(t_{l}\right)-V_{T}=\mp \sqrt{\frac{I_{O H}}{2 \beta}} \tag{3.18}
\end{gather*}
$$

$$
\begin{equation*}
v\left(t_{l}\right)=V_{T} \bar{\not} \sqrt{\frac{I_{O H}}{2 \beta}} \tag{3.19}
\end{equation*}
$$

Eq. (3.19) shows the input node voltage at time $t_{1}$. Taking $t_{0}=0$ and solving Eq. (3.1) with initial value of $v(0)=V_{T}$, one can find the following expression for the voltage $v(t)$ :

$$
\begin{equation*}
v(t)=V_{T}+\frac{\sqrt{I_{O H}} \tanh \left[\frac{\sqrt{I_{O H}} \sqrt{\beta}}{C} t\right]}{\sqrt{\beta}} \tag{3.20}
\end{equation*}
$$

From Eq. (3.20), $t$ can be found as:

$$
\begin{equation*}
t=\frac{\operatorname{arctanh}\left[\frac{v(t)-V_{T}}{\sqrt{I_{O H} / \beta}}\right]}{\frac{\sqrt{I_{O H}} \sqrt{\beta}}{C}} \tag{3.21}
\end{equation*}
$$

Substituting $v\left(t_{l}\right)$ from (3.19) into (3.21) for $v(t)$, the time delay is obtained as:

$$
\begin{equation*}
t_{l}=0.8814 \times \frac{C}{\sqrt{I_{O H} \times \beta}}=\tau_{P L H} \tag{3.22}
\end{equation*}
$$

Thus, with Eq. (3.22) a very simple time delay formulation is achieved for the current mirror. In fact, the propagation delay $\tau_{P L H}=t_{1}$ depends on the value of the total parasitic capacitances ( $C$ ), the input current initial value $I_{O H}$ and the parameter $\beta$. Thus, by minimizing the total value of the parasitic capacitances, the propagation delay can be reduced; another possibility would be to increase the ratio $W / L$ increasing $\beta$ at the denominator.

For calculating the time delay on Node $1, \beta$ must be calculated with using the following set of equations:

$$
\begin{equation*}
\mu=\frac{U O}{(1+T H E T A(V G S-V T O))} \tag{3.23}
\end{equation*}
$$

where $U O$ is surface mobility, THETA is mobility modulation, VTO is zero-bias threshold voltage. Their numerical values are given in Table 3.1 and $\mu$ is calculated as:

$$
\begin{equation*}
\mu=\frac{212.2319801 * 10^{-4}}{(1+0.2020774 \cdot(0.56-(-0.7140674)))}=0.0168778 \tag{3.24}
\end{equation*}
$$

$C_{o x}$ is the capacitance per unit area of the gate dielectric is defined as:

$$
\begin{equation*}
C_{o x}=\frac{\varepsilon_{o x}}{t_{o x}}, \varepsilon_{o x}=3.9 \times \varepsilon_{o}, \text { where } \varepsilon_{o}=8.85 \times 10^{-12} \mathrm{~F} / \mathrm{m} \tag{3.25}
\end{equation*}
$$

By using Eq. (3.25) $C_{o x}$ is found as $C_{o x}=0.00436899$.
$\beta$ is calculated using the values obtained in equation (3.24) and (3.25) as given by following expression and $\beta=737.389\left(\mu \mathrm{~A} / \mathrm{V}^{2}\right)$ is found:

$$
\begin{equation*}
\beta=1 / 2 \mu \operatorname{Cox} W / L \tag{3.26}
\end{equation*}
$$

To sum up, $\beta=737.389\left(\mu \mathrm{~A} / \mathrm{V}^{2}\right), I_{O H}=50 \mu \mathrm{~A}$ and $V_{T}=0.714 \mathrm{~V}$. Using these specified values in Eq. (3.22) the time delay is found to be $\tau_{P L H}=1.26 \mathrm{~ns}$ as shown in Eq. (3.27).

$$
\begin{equation*}
t_{1}=0.8814 * \frac{2.7422294 \times 10^{-13}}{\sqrt{50 * 10^{-6} * 0.000737389}}=1.26 \mathrm{~ns} \tag{3.27}
\end{equation*}
$$

### 3.3.1.2 Time delay calculations with $r_{o}$

The equivalent circuit model with transistor output resistance $r_{0}$ is illustrated in Figure 3.2 [28].
Solving the Eq. (3.2) differential equation for the time value $t_{1}$ at which $i\left(t_{1}\right)=\frac{I_{O H}}{2}$, results in:
$t_{1}=$
$\frac{\left(\operatorname{ArcTan}\left[\frac{-v\left(t_{1}\right) 2 r_{o} \beta-1+2 r_{O} V_{T} \beta}{\sqrt{-1+4 r_{o}\left(-I_{O H} r_{o}+V_{T}\right) \beta}}\right]-\operatorname{ArcTan}\left[\frac{-1+2 r_{o} V_{T} \beta-2 r_{o} \beta V_{T}}{\sqrt{-1+4 r_{o}\left(-I_{O H} r_{o}+V_{T}\right) \beta}}\right]\right) 2 C r_{o}}{\sqrt{-1+4 r_{O}\left(-I_{O H} r_{O}+V_{T}\right) \beta}}$
where;

$$
\begin{equation*}
v\left(t_{l}\right)=\frac{-1+2 r_{o} V_{T} \beta \mp \sqrt{1+2 r_{o}\left(I_{O H} r_{o}-2 V_{T}\right) \beta}}{2 r_{o} \beta} \tag{3.29}
\end{equation*}
$$

Taking into account the output resistance of the MOS transistors ( $r_{o}=100 \mathrm{k} \Omega$ ) and using equalities (3.28) and (3.29) the time delay value is found to be $\tau_{P L H}=1.4 \mathrm{~ns}$ which shows an increase of $10 \%$ in the time delay when $r_{o}$ is considered.

### 3.3.2 Delay calculations for Node 3

To calculate the time delay of the second type circuit in the core circuit on Node 3, the total parasitic capacitances of each transistor are shown in Figure 3.5 [28].


Figure 3.5 : MOS Model with parasitic capacitances for Node 3.
The parasitic capacitances $C_{d b M 25}, C_{d b M 2}, C_{g S M 4}$, which influence Node 3 are all connected in parallel hence, the equivalent overall input capacitance is calculated approximately as given by expression (3.30).

$$
\begin{equation*}
C_{e q}=C_{d b M 25}+C_{d b M 2}+C_{g s M 4} \tag{3.30}
\end{equation*}
$$

The formula of the gate to source capacitance $C_{g s}$ and the drain-bulk junction capacitance $C_{d b}$ is found from the expressions (2.9) and (2.10) respectively.

The numerical values of parasitic capacitances of the transistors shown in Figure 3.5 are given as follows for the CMOS technology $(0.35 \mu \mathrm{~m})$ :
$C_{g S M 4}=32.11 \mathrm{fF}, C_{d b M 2}=27.88 \mathrm{fF}, C_{d b M 25}=14.11 \mathrm{fF}$. So the equivalent capacitance is $C_{e q}=74.1 \mathrm{fF}$. In addition, $I_{l}=20 \mu \mathrm{~A}$ and $V_{D D}=1.65 \mathrm{~V}, V_{S S}=-1.65 \mathrm{~V} V_{T}=0.545 \mathrm{~V}$. Using these specified values in equality (3.35) the time delay is found to be $\tau_{P L H}=5.1 \mathrm{~ns}$.
In order to derive the expression (3.31) for the time delay on Node 3 the value of the current $I$, which is called $I_{l}$ in the core circuit, is the negative sum of the drain current of transistors $M_{25}, M_{2}$ and is constant:

$$
\begin{equation*}
I=i_{C}=-\left(i_{D M 25}+i_{D M 2}\right) \tag{3.31}
\end{equation*}
$$

The gate voltage of transistor $M_{4}$ is shown in equality (3.32), where $V_{T}=0.545 \mathrm{~V}$.

$$
\begin{equation*}
V_{G 4}=V_{S S}+V_{T} \tag{3.32}
\end{equation*}
$$

To find the time delay $t_{2}$ on Node 3, the following set of equalities can be written:

$$
\begin{gather*}
\frac{1}{2}\left(V_{D D}-V_{G 4}\right)=\frac{1}{C} \int_{0}^{t_{2}} I d t  \tag{3.33}\\
\frac{1}{2}\left(V_{D D}-V_{G 4}\right)=\frac{I \times t_{2}}{C} \tag{3.34}
\end{gather*}
$$

then using equality (3.34), the time delay $\tau_{P L H}$ is obtained as:

$$
\begin{equation*}
t_{2}=\frac{C\left(V_{D D}-\left(V_{S S}+V_{T}\right)\right)}{2 I} \tag{3.35}
\end{equation*}
$$

Hence, with expression (3.35) a very simple time delay formulation is obtained for the second type sub-circuit in the Core Circuit. Actually, the propagation delay on Node $3 \tau_{P L H}=t_{2}$ depends on the value of the total parasitic capacitances $(C)$, the input current value $I$, supply voltages $V_{D D}, V_{S S}$ and gate voltage of $\mathrm{M}_{4}\left(V_{G 4}\right)$. Consequently, minimizing the total value of the parasitic capacitances the propagation delay can be decreased, as was the case for Node 1.

### 3.3.3 Delay calculations for Node 5

In order to calculate the time delay for the third type circuit on Node 5 of the Core Circuit, total parasitic capacitances of each transistor are shown in Figure 3.6 [28].


Figure 3.6 : MOS Model with parasitic capacitances for Node 5 [28].
The parasitic capacitances $C_{d b M 4,} C_{d b M 5}, C_{d b M 15}, C_{g S M 5}$ and $C_{g s M 6}$ affecting Node 5 are also all connected in parallel and the equivalent overall input capacitance is calculated approximately as shown with equality (3.36).

$$
\begin{equation*}
C_{e q}=C_{d b M 4}+C_{d b M 5}+C_{g s M 5}+C_{d b M 15}+C_{g s M 6} \tag{3.36}
\end{equation*}
$$

The parasitic capacitances of the transistors shown in Figure 3.6 for the CMOS technology $(0.35 \mu \mathrm{~m})$ are given as follows:
$C_{d b M 4}=C_{d b M 5}=7.22 \mathrm{fF}, C_{d b M 15}=14.11 \mathrm{fF}, C_{g s M 5}=C_{g S M 6}=32.11 \mathrm{fF}$. Hence, the equivalent capacitance is $C_{e q}=92.77 \mathrm{fF}$. In addition, $I_{H}=50 \mu \mathrm{~A}$ and $V_{D D}=1.65 \mathrm{~V}, V_{S S}$ $=-1.65 \mathrm{~V} V_{T}=0.545 \mathrm{~V}$. Using these specified values in Eq. (3.41) the time delay is found to be $\tau_{P L H}=1.9 \mathrm{~ns}$.
In order to derive expression (3.41) the time delay on Node 5, the value of the current $I$ being equal to $I_{H}$ as can be seen from Figure 3.6:

$$
\begin{equation*}
I=\left(i_{D M 4}+i_{D M 5}\right) \tag{3.37}
\end{equation*}
$$

is obtained. The drain voltage of transistor $M_{5}$ is shown in equality (3.38) with $V_{T}=$ 0.545 V .

$$
\begin{equation*}
V_{D S}=V_{S S}+V_{T} \tag{3.38}
\end{equation*}
$$

To find the time delay $t_{3}$ on Node 5 , the following set of equations can be written:

$$
\begin{gather*}
\frac{1}{2}\left(V_{D 5}-V_{S S}\right)=\frac{1}{C} \int_{0}^{t_{3}} I d t  \tag{3.39}\\
\frac{1}{2}\left(V_{D 5}-V_{S S}\right)=\frac{I \times t_{3}}{C} \tag{3.40}
\end{gather*}
$$

Using Eq. (3.40), the time delay $\tau_{P L H}=t_{3}$ is obtained as:

$$
\begin{equation*}
t_{3}=\frac{C \mathrm{~V}_{\mathrm{T}}}{2 I} \tag{3.41}
\end{equation*}
$$

Hence, with equality (3.41) a very simple time delay formulation is obtained for the third type circuit in the core circuit. Actually, the propagation delay on Node 5 $\tau_{P L H}=t_{3}$ depends on the value of the total parasitic capacitances $(C)$, the input current initial value $I$ and threshold voltage $V_{T}$. Consequently, as for Node 1 and Node 2, by minimizing the total value of the parasitic capacitances the propagation delay can be decreased.

The total time delay of the core circuit can now be calculated analytically by adding delays of the stages from the input to the output considering that the subcircuit at nodes 1 and 2 are the same whereas the subcircuit at node 3 is four times wider than the one at node 4 that is, delays for Node 1: $t_{1}$, Node 3: $t_{2}$, Node 5: $t_{3}$, Node 2: $t_{1}$, Node 4: $0.25 t_{2}$, as given with expression (3.42):

$$
\begin{equation*}
t_{d(\text { total })}=2 t_{1}+1.25 t_{2}+t_{3}=11.1 \mathrm{~ns} \tag{3.42}
\end{equation*}
$$

### 3.4 SPICE Simulation Results

The core circuit in Figure 3.3 has been simulated with $0.35 \mu \mathrm{~m}$ TSMC CMOS technology parameters using SPICE simulation software. The supply voltages $V_{D D}$ and $V_{S S}$ were selected as $\pm 1.65 \mathrm{~V}$. The transistors' dimensions are given in Table 2.1.

### 3.4.1 Simulation of subcircuit at Node 1

First, the input section (Node 1) of the core cell has been simulated. Resulting input waveform and output waveform obtained from the drain of transistor $M_{19}$ of the CMOS core circuit are shown in Figure 3.7. The resulting time delay $\tau_{P L H}$ is equal to $1.5 n s$ for an input current of $50 \mu \mathrm{~A}$. From calculations using expressions (3.22) and
(3.28), time delay without $r_{o}$ effect is 1.26 ns and with $r_{o}, 1.4 \mathrm{~ns}$, which are very close to the value obtained from the simulation; thus the simulation results verify well the proposed circuit model and the calculations.


Figure 3.7 : Step response for the input stage of the core circuit of Figure 3.3.
Time delay versus input current graph is shown in Figure 3.8. By taking the input current values as $30 \mu A, 40 \mu A, 50 \mu A, 60 \mu A, 70 \mu A$, the time delays $\tau_{P L H}$ are found as $2 n s, 1.7 n s, 1.5 n s, 1.3 n s$ and $1.2 n s$, respectively. As indicated, the lower the input current of the circuit the higher is the time delay; as expected one way of reducing the time delay is to increase the input current.


Figure 3.8: Time delay versus input current graph.

### 3.4.2 Simulation of subcircuit at Node 3

Next, simulated currents obtained from the drain of transistors $M_{2,} M_{6}, M_{18,} M_{19}, M_{25}$ of the CMOS core circuit are shown in Figure 3.9. Based on this description, by taking $I_{H}=50 \mu \mathrm{~A}, I_{1}=20 \mu \mathrm{~A}$ and $I_{2}=80 \mu \mathrm{~A}$, the simulation can be interpreted as follows: in the first region, when $\mathrm{I}_{\text {in }}<\mathrm{I}_{1}$, the gate voltage of transistor $\mathrm{M}_{4}, \mathrm{~V}_{\mathrm{G} 4}$ is equal to the supply voltage $V_{D D}\left(V_{G 4} \cong V_{D D}=1.65 \mathrm{~V}\right)$. The transistors' operation regions are: $M_{25}$ in triode region, $M_{2}$ is off, $M_{4}$ is in triode region. In the second region, when $I_{i n}$ is increased $M_{2}$ operates in triode and $M_{25}$ is in the saturation region. In case of the third region, when the gate voltage $M_{4}$ is equal to sum of $V_{S S}$ and $V_{T}$ the transistor $M_{4}$ is off and $M_{25}$ is on. Under these conditions drain current of $M_{6}\left(I_{D M 6}\right)$ and output current $\left(I_{o u t}\right)$ are equal to $I_{H}$. With these values, simulated time delay becomes $\tau_{P L H}=t_{2}=6 \mathrm{~ns}$.


Figure 3.9 : Simulation Result for Node 3.

### 3.4.3 Simulation of subcircuit at Node 5

The following simulation for Node 5 is shown in Figure 3.10. Simulated currents obtained from the drain of transistors $M_{4}, M_{5}, M_{15}$ of the CMOS core circuit are shown. Based on this condition, by taking $I_{H}=50 \mu \mathrm{~A}, I_{1}=20 \mu \mathrm{~A}$ and $I_{2}=80 \mu \mathrm{~A}$. With these values simulated time delay becomes $\tau_{P L H}=t_{3}=1.9 \mathrm{~ns}$ and the total simulated delay is:

$$
\begin{equation*}
t_{d(\text { total })}=2 t_{1}+1.25 t_{2}+t_{3}=12.4 \mathrm{~ns} . \tag{3.43}
\end{equation*}
$$



Figure 3.10 : Simulation Result for Node 5.

### 3.4.4 Simulation of the entire core cell

Simulated input waveform and output waveform of the entire core circuit given in Figure 3.3 is shown in Figure 3.11. By taking $I_{H}=50 \mu \mathrm{~A}, I_{1}=20 \mu \mathrm{~A}, I_{2}=80 \mu \mathrm{~A}$ and $I_{i n}=50 \mu \mathrm{~A}$ the resulting time delay $\tau_{P L H}$ is equal to 13.1 ns .


Figure 3.11 : Step response for the core circuit of Figure 3.3.

### 3.5 Comparison with Bench Test Results

In addition, the circuit in Figure 3.3 has been bench tested using the CMOS Core Circuit in DU-TCC1209 IC. The outcome of the measurements is shown in Figure 3.12. The input waveform and the resulting output waveform for $I_{H}=50 \mu \mathrm{~A}, I_{1}=$ $45 \mu \mathrm{~A}, I_{2}=100 \mu \mathrm{~A}$ and $I_{i n}=60 \mu \mathrm{~A}$ (for $I_{\text {in }}$ a voltage of 300 mV and a resistor of $5 \mathrm{k} \Omega$, for $I_{H} 50 \mathrm{mV}$ and $1 \mathrm{k} \Omega$ were used) show a good agreement with the simulated results, the measured time delay $\tau_{P L H}$ being approximately equal to 25 ns (this difference in measured delay can be explained with the existence of stray and probe capacitances).

In addition, the circuit in Figure 3.1(a), using CD 4007 CMOS array transistors with +5 V supply voltage was bench tested experimentally. The output current is taken from the drain of the transistor $\mathrm{M}_{2}$.

From calculations time delay was found as 11.1 ns , from simulations of Node 1, Node 3 and Node 5 as 12.4 ns , from the simulation of the entire core circuit as 13.1 ns and as 25 ns (for $I_{H}=50 \mu \mathrm{~A}$ ) from the bench test of the entire core cell. That, calculated, simulated and measured delays agree quite well can be concluded.


Figure 3.12 : Bench Test Results for Core Circuit.

## 4. RING OSCILLATORS CONSTRUCTED WITH CORE CIRCUIT

Ring oscillator is cascaded combination of delay stages which are connected in a close loop series. Ring oscillators can be designed with a chain of delay stages have created importance owing to their useful characteristics. If it is wanted to mention a few benefits can be listed as follows: ring oscillators can be designed smoothly with CMOS or BiCMOS integrated circuit technology. At low voltage ring oscillators can succeed its oscillation. Ring oscillators can obtain high frequency oscillation with low power. Ring oscillators can be adjustable electrically. Ring oscillators can be obtained wide tuning range. Through simple structure, ring oscillator can provide multiphase outputs. These features can be combined to achieved multiphase clock signals which are used in communication systems [29].

One way of realizing digital output MOS VCOs is to use a ring oscillator and voltage control can be added. An odd number of open loop inverting amplifiers in a feedback loop is placed for realization of ring oscillator. The easiest type of amplifier as shown in Figure 4.1 which is used simple digital inverter.

Assume that, in the circuit transitions some voltage, from a low voltage to a high voltage state [30]. Every half period, the transition will propagate around the loop with conversion. For instance, the first inverter output's changes to 1 . This change will propagate properly in a time $T / 2$ for all five inverters at which time the output of the first inverter will change to 0 . After a while time of $T / 2$, the first inverter's output will change back to 1 , and so fort. Suppose that $t_{d}$ is the time delay of each inverter and there are $N$ inverters. The half period of oscillation is considered as:

$$
\begin{equation*}
\frac{T}{2}=N \cdot t_{d} \tag{4.1}
\end{equation*}
$$

So that,

$$
\begin{equation*}
f_{o s c}=\frac{1}{T}=\frac{1}{2 N t_{d}} \tag{4.2}
\end{equation*}
$$

To describe, Figure 4.1 exemplify as $\mathrm{N}=5$. Voltage Controlled Oscillator can be achieved. The ring oscillator shown in Figure 4.1 is a feedback circuit, it should be unstable for represent oscillations.


Figure 4.1 : Ring oscillator with $\mathrm{N}=5$ [30].
To a general ring oscillator with N level, performing first order model of the inverting amplifier is shown in Figure 4.2(a) which is a single inverting amplifier N $=1$ with its input connected to its output. In Figure 4.2(b) shows a corresponding small signal model.

Hence, it is required that N must be odd, if single ended inverting amplifiers is used. To acquire better power supply fully differential inverters must be used.

The number of stages used is primarily determined by the power energy loss and the phase noise performance.


Figure 4.2 : (a) A single inverting amplifier (b) Small signal model [30].

There are two main oscillation criteria. First one of this criteria is a phase shift of $180^{\circ}$. Each level subscribes with $180^{\circ} / \mathrm{N}$ degrees of phase shift. The other oscillation criteria is a loop gain greater than 1 at $\omega_{\text {osc }}$.

In this study comparison of Voltage Controlled Oscillator (VCO) versus Current Controlled Oscillator (CCO) should be explained:

VCO is a kind of electronic oscillator. VCO's oscillation frequency is controlled by a voltage input [31]. It can be said that for communication circuits VCO is important component.

If we want to sort out the advantages of these circuits [13]: tuning range is described in the way of maximum or minimum frequency ratio. Owing to the inner noise, phase jitter is in dealing with the impression on its frequency. Low jitter is preferred than high jitter. Tuning linearity can be defined as how linearity its frequency with respect to V .

### 4.1 Topologies of the Ring Oscillators:

There are two main caption for the ring oscillators:

### 4.1.1 Differential topology

The differential topology consist a load and an NMOS differential pair. In each node and the current through the load is set the delay in the cell. For PMOS devices, the load can originate of a resistor and this provide the oscillator tunable with a voltage. Accordingly, a short differential oscillator, such as the 3 stage ring oscillator as shown in Figure 4.4, is modeled using its equivalent small signal single ended counterpart in Figure 4.3.


Figure 4.3 : Three stage differential ring oscillator [32].


Figure 4.4 : The small signal single-ended equivalent for the ring of 4.3.

### 4.1.2 Single ended topology

The simplest ring oscillator designs use a single ended architecture which was already shown in Figure 4.1. The main single ended topology constitute of CMOS inverters. As from the CMOS inverter is a high small signal gain stage, the gain need is always achieved. The single ended topology has to be performed with an odd number of cells to acquire oscillation. This is because of a large signal phase shift of $180^{\circ}$ of each delay cell has.

### 4.2 Proposed Ring Oscillator Constructed with Core Circuit

In this section, firstly a ring oscillator is proposed which is constructed using two CMOS core circuit designed and developed as a classifier integrated circuit and manufactured as DU-TCC1209 in 2009 as shown in Figure 4.5. Time delay of two block ring oscillator and phase shift is shown in Figure 4.6. The frequency of oscillation is found as:

$$
\begin{equation*}
f_{o s c}=\frac{1}{2 \cdot N \cdot t_{d}} \tag{4.4}
\end{equation*}
$$

Here, $\mathrm{N}=2$ and $t_{d}$ is the time delay of a single core circuit.
By cascading many of the core circuit time delay can be occurred. Taking advantage of the delay, ring oscillator is realized. On the way N is the number of core circuit, the oscillation frequency is adjustable with changing the control currents $I_{1}, I_{2}$ and $I_{H}$ as shown in Eq. (4.4).


Figure 4.5 : Proposed Two Block Ring Oscillator.


Figure 4.6: Time Delay of Two Block Ring Oscillator.
Time delay of the core circuit was calculated by using Eq. (3.42) and $t_{d(t o t a l)}=$ 11.1 ns . The next step is to calculate the delay of two block ring oscillator by using the following expression.

$$
\begin{equation*}
t_{d(R O)}=N \cdot t_{d(\text { total })} \tag{4.5}
\end{equation*}
$$

where N is the number of block. Time delay of the proposed ring oscillator is calculated as: $t_{d(R O)}=22.2 n s$.

Oscillation frequency of two block ring oscillator is calculated with using Eq. (4.4) as found $f_{o s c}=22.5 \mathrm{MHz}$.

To obtain the lower frequency of oscillation more core circuits can be cascaded in a ring. A ring oscillator which is constructed using four CMOS core circuit is proposed as shown in Figure 4.7. Time delay of four block ring oscillator and phase shift is shown in Figure 4.8.

Time delay of the proposed ring oscillator is calculated given expression in (4.5) where $\mathrm{N}=4$. By using theoretical results, time delay of four block ring oscillator is found as $t_{d(R O)}=44.4 n s$.

Frequency of oscillation in four block ring oscillator is calculated from Eq. (4.4) where $\mathrm{N}=4$ as found $f_{\text {osc }}=11.2 \mathrm{MHz}$.

As is seen, increasing the number of blocks, the oscillation frequency is reduce. According to the frequency range of applications, the number of blocks can be increased or decreased.


Figure 4.7 : Proposed Four Block Ring Oscillator.


Figure 4.8 : Time Delay of Four Block Ring Oscillator.

### 4.3 SPICE Simulation Results

The simulation output of the two block ring oscillator in Figure 4.5 is shown in Figure 4.9. With different control current, how the output signal frequency is changed is given in Table 4.1. In classical ring oscillator circuits the frequency is changed by increasing or decreasing the number of stages used in design. In consequence of the constructed the integrated circuit, it is almost impossible to change the oscillation frequency. However, in the proposed ring oscillator shown in Figure 4.5, oscillation frequency can be tuned with using the control current. Through the control current $I_{1}$ and $I_{2}$ can be brought to the desired level of frequency, the amplitude of output signal can be adjustable with $I_{H}$.

Table 4.1 : Change of Two Block Ring Oscillator frequency with respect to control current.

| Test | Control Current | Frequency |
| :---: | :---: | :---: |
| st Test | $I_{I}=0 \mu A, I_{2}=50 \mu A, I_{H I}=100 \mu A$ |  |
|  | $I_{3}=75 \mu A, I_{4}=125 \mu A, I_{H 2}=100 \mu A$ | $f_{o s c}=53 \mathrm{MHz}$ |
| $2^{\text {nd }}$ Test | $I_{I}=0 \mu A, I_{2}=100 \mu A, I_{H I}=200 \mu A$ |  |
| $I_{3}=150 \mu A, I_{4}=250 \mu A, I_{H 2}=200 \mu A$ | $f_{o s c}=87 \mathrm{MHz}$ |  |
| $3^{\text {rd }}$ Test | $I_{1}=0 \mu A, I_{2}=150 \mu A, I_{H I}=300 \mu A$ |  |
| $I_{3}=250 \mu A, I_{4}=350 \mu A, I_{H 2}=300 \mu A$ | $f_{\text {osc }}=100 \mathrm{MHz}$ |  |



Figure 4.9 : Simulation Result of Two Block Ring Oscillator.

### 4.4 Comparison with Bench Test Results

In addition, the circuit in Figure 4.5 has been bench tested using the CMOS core circuit in DU-TCC1209 IC. The outcome of the measurements is shown in Figure 4.11. The input waveform and the resulting output waveform for the first block; $I_{H I}$ $=100 \mu \mathrm{~A}, I_{1}=0 \mu \mathrm{~A}, I_{2}=50 \mu \mathrm{~A}$, for the second block; $I_{H 2}=100 \mu \mathrm{~A}, I_{3}=75 \mu \mathrm{~A}, I_{4}=$ $125 \mu \mathrm{~A}$ ( $1 \mathrm{k} \Omega$ were used) as shown in Figure 4.10 show quite a good agreement with the simulated results, the measured time delay $\tau_{P L H}$ being approximately equal to 60 ns (this difference in measured delay can be explained with the existence of stray and probe capacitances). The output resistance used in ring oscillator is $1 \mathrm{k} \Omega$.

To sum up for the proposed two block of ring oscillator; from calculations time delay was found as 22.2 ns , and as 60 ns (for $I_{H}=100 \mu \mathrm{~A}$ ) from the bench test of the entire core cell. Oscillation frequeny is found as roughly 16.6 MHz . That, calculated, simulated and measured delays agree quite well can be concluded. The difference in measured delay can be explained with the existence of stray and probe capacitances.


Figure 4.10 : Bench Tested Ring Oscillator.


Figure 4.11 : Bench Test Results for Two Block Ring Oscillator.
With using two block of ring oscillator for different values of control current Table 4.3 is given. By means of this table $I_{V D D}$ and power variation can be seen. If $I_{I N}$ and $I_{\text {OUT }}$ is decreased power is also decreased.

According to the needs, ring oscillator can be designed required number of blocks.

Table 4.3 : Measurement Results for Two Block Ring Oscillator.

| $I_{1}$ <br> $[\mu \mathrm{~A}]$ | $I_{2}$ <br> $[\mu \mathrm{~A}]$ | $I_{H}$ <br> $[\mu \mathrm{~A}]$ | $I_{I N}$ <br> $[\mu \mathrm{~A}]$ | $I_{\text {OUT }}$ <br> $[\mu \mathrm{A}]$ | $I_{V D D}$ <br> $[\mathrm{~mA}]$ | $P$ <br> $[\mathrm{~mW}]$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 100 | 150 | 150 | 125 | 125 | 7.89 | 26 |
| 100 | 150 | 150 | 50 | 50 | 7.49 | 24.7 |
| 50 | 75 | 75 | 70 | 70 | 7.14 | 23.43 |
| 50 | 75 | 75 | 40 | 40 | 6.88 | 22.7 |

## 5. CONCLUSIONS AND RECOMMENDATIONS

In this thesis, the calculation of time delay in current-mode circuits has been investigated and analytical expressions are derived for calculating the time delay of MOS current mirrors. There were three types of circuit which was calculated the time delay. Accuracy of the expressions has been confirmed with SPICE simulations on the CMOS Core Circuit in DU-TCC1209 IC [26] as well as bench test results for the core circuit built with DU-TCC1209 IC.

Ring oscillator circuit was proposed with using two or four core circuit. Time delay calculations were obtained. In a similar vein, accuracy of the statement has been justified with SPICE simulations and bench test results also constructed.

One of the main uses of time delay calculations is concerned with the operation speed of the circuit under consideration. Building comparator, pulse width modulators, level crossing detectors using the Core Circuit in DU-TCC1209 IC has been presented as an application in [34]. As a future work under consideration, the delay calculations introduced here will constitute a basis for the computation of the operation frequency of such applications.

## REFERENCES

[1] Xu, Z., Xu, W., Yu,, Y., and Wu, Q. (2008). "A Study on the Stability of Current-Mode Control Using Time-Delay Model of Pulse-WidthModulator.
[2] Toumazou, C., Lidgey, F.J., Haigh, D.G. (1990). "Analogue IC Design: the Current-Mode Approach", IEE Circuits and Systems Series 2, London, United Kingdom.
[3] Ferri, G., Guerrini, N.C. (2003). "Low-Voltage Low-Power CMOS Current Conveyors", Kluwer Academic Publishers, Boston, London.
[4] Burns, J.R. (1964). "Switching Response of Complementary-Symmetry MOS Transistor Logic Circuits," RCA Rev., vol. 25, pp. 627-661, Dec. 1964.
[5] Sakurai, T., and Newton, A.R. (1990) "Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas".
[6] Sakurai, T., and Newton, A.R. (1991). Delay Analysis of Series-Connected MOSFET Circuits.
[7] Weigandt, T.C., Kim, B., and Gray, P.R.: Analysis of Timing Jitter in CMOS Ring Oscillators.
[8] Montero, M. C., and Sanchez, A.D. (2004). A Current-Mode Delay-Line With Continuous-Time Offset Compensation., 1 st Intemational Conference on Electrical and Electronics Engineering.
[9] Nagai, T., Onizawa, N., and Hanyu, T. (2008). High-Speed Timing Verification Scheme Using Delay Tables for a Large-Scaled Multiple-Valued Current-Mode Circuit. DOI 10.1109/ISMVL. 12
[10] Zito, F., Aquilino, F., Fragomeni, L., Merenda, M., and Della, Corte F.G. (2009). CMOS Wireless Temperature Sensor with Integrated Radiating Element.
[11] Narin, D. G. (1993). "Analytic Step Response of MOS Current Mirrors", IEEE Tr. on Circuits and Systems-I: Fundamental Theory and Applications, vol. 40, no. 2, pp. 133-135.
[12] Url-1 <http://en.wikipedia.org/wiki/Ring_oscillator >, accessed at 20.04.2012.
[13] Nugroho, P., Leelarasmee, E., Fujii, N. (2006). "Tuning Analysis of a CMOS Current Controlled Ring Oscillator", The 21st International Technical Conference on Circuits/Systems, Computers and Communications, ISBN 974-94418-9-3 ©2006 ECTI.
[14] Chen, Z. Z., Lee T.C. (2011). "The Design and Analysis of Dual-Delay-Path Ring Oscillators", IEEE Transactions on Circuits and Systems-I : Regular Papers, vol. 58, no. 3.
[15] Zhang, C., Lin, M.C. and Syrzycki, M. (2011): Process Variation Compensated Voltage Controlled Ring Oscillator with SubtructionBased Voltage Controlled Current Source. IEEE CCECE 2011.
[16] Koli, K,. (2000). CMOS Current Amplifiers: Speed versus Nonlinearity. Otamedia Oy.
[17] Smith, K., Sedra, A. (1968). "The current-conveyor-a new circuit building block," IEEE Proc., vol. 56, pp. 1368-69.
[18] Sedra, A., Smith, K. (1970). "A second-generation current-conveyor and its applications," IEEE Trans., vol. CT-17, pp. 132-134.
[19] Hughes, J., Bird, N., Macbeth, I., (1989). "Switched currents - a new technique for analog sampled-data signal processing," in Proc. IEEE Int. Symposium on Circuits and Systems (ISCAS'89), Portland, USA, pp. 1584-1587.
[20] Comlinear Corporation, (1985). A new approach to op-amp design, Application Note 300-1.
[21] Daubert, S., Vallancourt, D., Tsividis, Y. (1988) "Current copier cells," Electronics Letters, vol. 24, pp. 1560-1561.
[22] Schmid, H. (2002). "Why the terms 'Current Mode' and 'Voltage Mode' neither divide nor qualify circuits", 0-7803-7448-7/02/\$17.00 ©2002 IEEE.
[23] Hodges, D.A., Jackson, H.G., and Saleh, R.A, (2004). Analysis and Design of Digital Integrated Circuits. McGraw Hill.
[24] Sedra, A.S., Smith, K.C., (2004). "Microelectronic Circuits", Fifth Edition, Oxford University Press, New York.
[25] Richard, J.P. (2003). Time-delay systems:an overview of some recent advances and open problems. Pergamon.
[26] Yıldı, M., Minaei, S., and Goknar, I.C. A flexible current-mode classifier circuit and its applications. International Journal of Circuit Theory and Applications. doi.10.1002/cta.677.
[27] Kurnaz, M., Minaei, S., Goknar, I.C. (2013). "Time Delay Calculation in Current-Mode Circuits" 8th International Conference on Electrical and Electronics Engineering (ELECO 2013), 28-30 Nov. 2013, Bursa, Turkey, pp.349-352.
[28] Kurnaz, M. , Minaei, S., Goknar, I.C. "Equivalent Circuit Models in CurrentMode Circuits for Time Delay Calculations", Analog Integrated Circuits and Signal Processing, accepted for publication for Springer.
[29] Mandal, M.K., Sarkar, B.C. (2010). "Ring Oscillators: Characteristics and applications", Indian Journal of Pure\&Applied Physics, vol. 48, February 2010, pp.136-145.
[30] Carusone, T. C., Johns, D., Martin, K. "Analog Integrated Circuit Design", International Student Version, $2^{\text {nd }}$ Edition, Wiley.
[31] Url-1 [http://en.wikipedia.org/wiki/Voltage-controlled_oscillator](http://en.wikipedia.org/wiki/Voltage-controlled_oscillator), accessed at 15.02.2013.
[32] Lee, T.H. (1999). The Design of Low Noise Oscillators. Kluwer Academic.
[33] Iu, H. H. C., and Robert, B. (2003). Control of Chaos in a PWM CurrentMode H-Bridge Inverter Using Time-Delayed Feedback. IEEE Transaction on Circuits and Systems-I: Fundamental Theory and Applications. VOL. 50, NO. 8.
[34] Göknar, I.C., Minaei, S., Yildiz, M. and Akçakaya, E. (2013). "Pulse Width Modulation Using a Recently Developed CMOS Core Circuit," Proceedings, 21st European Conference on Circuit Theory and Design (ECCTD 2013), Paper No. 109, Dresden, Germany.
[35] Sung-Mo K., and Leblebici, Y. (1996). CMOS Digital Integrated Circuits, Analysis and Design. McGraw-Hill.
[36] Cheng, Y., and Hu, C. (2003). MOSFET Modeling \& BSIM 3 User's Guide. Kluwer Academic.
[37] Liu, W. (2001). MOSFET Models for SPICE Simulation including BSIM3v3 and BSIM4. Wiley.
[38] Wan, K., and Ferdowski, M. (2008). Reducing Computational Time Delay in Digital Current-Mode Controllers for Dc-Dc Converters.
[39] Aboushady, H., de Lira Mendes, E., Dessouky, M. and Loumeau, P. (1999). A Current-Mode Continuous-Time $\Sigma \Delta$ Modulator with Delayed Return-To-Zero Feedback.
[40] Prodic, A., and Maksimovic, D. (2000). Digital PWM Controller and Current Estimator for A Low-Power Switching Converter.
[41] Cicekoglu, O., and Toker, A. (1999). Current mode oscillator with linear period control over a wide range. International Journal of Electronics. 86: 12, 1453 - 1462.
[42] Marsden, K., Lee, H.-J., Ha, D. S., and Lee, H.-S. (2003). Low Power CMOS Re-programmable Pulse Generator for UWB Systems. International Conferance on Ultra Wideband Systems and Technologies. pp. 443447.
[43] Richard, J. P. (2003). Time-delay systems:an overview of some recent advances and open problems.
[44] Camacho, O., Rojas, R., and Garcia-Gabin, W. (2007). Some long time delay sliding mode control approaches. doi:10.1016/j.isatra.2006.06.002.
[45] Wu, L., and Zheng, W. X. (2009). Passivity-based sliding mode control of uncertain singular time-delay systems, doi:10.1016/j.automatica.05.014.
[46] Lin, G.R., and Lai, Y. (2002). A novel phase-noise-suppressed and delay-timetunable mode-locked erbium-doped fiber laser. Optics Communications 212 169-175.
[47] Liu, T., Gao, F., and Wang, Y. (2010). IMC-based iterative learning control for batch processes with uncertain time delay. Journal of Process Control 20 173-180.
[48] Ali, M. H., Wu, B., Tamura, J., and Dougal, R.A. (2010). Minimization of shaft oscillations by fuzzy controlled SMES considering time delay. Electric Power Systems Research 80 770-777.
[49] Abdulhalim, I., and Moores, G. (2004). Remote temperature and thermal expansion sensing using the time delay mode of position sensors. Sensors and Actuators A 111 245-251.
[50] Finnstam, P., Söderlund, M., (2005). Design of CMOS ring oscillator, Master Thesis, Chalmers University of Technology, Göteborg.
[51] Bruun, E. (1995). "Bandwidth optimization of a low power, high speed CMOS current op amp," Int. J. Analog Integrated Circuit Design and Signal Processing, vol. 7, pp. 11-19.
[52] Zele, R., Lee, S., Allstot, D. (1992). "A high gain current-mode operational amplifier," in Proc. IEEE Int. Symposium on Circuits and Systems (ISCAS'92), San Diego, USA, IEEE, pp. 2852-2855.
[53] Myshkis, A., Kolmanovskii, V.B. (1992). "Applied theory of functional differential equations", Kluwer Academy, Dordrecht.
[54] Mohammadi, A., Abrishamifar, A., Ayatollahi, A. (2009). "A Novel CMOS All-Pass Tunable Phase Shifter", School of Electrical Engineering, Iran University of Science and Technology, Tehran, Iran, 2009.
[55] Mourabit, A. E., Lu,G.N., Pittet, P., Birjali, Y., Lahjomri. F., Zhang, M. (2012) "A new method to enhance frequency operation of CMOS ring oscillators", International Journal of Electronics, Vol. 99, No. 3, March 2012, 351-360.
[56] Leblebici, D., Leblebici, Y. "Fundamentals of High Frequency CMOS Analog Integrated Circuits"
[57] Eken, Y. A.(2003). "High Frequency Voltage Controlled Ring Oscillators in Standard CMOS", School of Electrical and Computer Engineerin Georgia Institute of Technology.

## APPENDICES

APPENDIX A: PSPICE Model Parameter $0.35 \mu \mathrm{~m}$ TSMC with LEVEL 3 .
APPENDIX B: PSPICE Model Parameter $0.35 \mu \mathrm{~m}$ AMC with LEVEL .7
APPENDIX C: Provide the mathematical expression of time delay.

## APPENDIX A

## PSPICE Model Parameter $0.35 \mu \mathrm{~m}$ TSMC with LEVEL 3

*****0.35 TSMC MOSIS*****

```
.MODEL nmos NMOS (LEVEL = 3
+TOX=7.9E-9 NSUB=1E17 GAMMA=0.5827871
+PHI= 0.7 VTO=0.5445549 DELTA=0
+UO=436.256147 ETA=0 THETA = 0.1749684
+KP=2.055786E-4 VMAX=8.309444E4 KAPPA =0.2574081
+RSH=0.0559398 NFS=1E12 TPG=1
+XJ=3E-7 LD=3.162278E-11 WD=7.046724E-8
+CGDO=2.82E-10 CGSO=2.82E-10 CGBO=1E-10
+CJ=1E-3 PB=0.9758533 MJ=0.3448504
+CJSW=3.777852E-10 MJSW=0.3508721 )
.MODEL pmos PMOS ( LEVEL= 3
+TOX=7.9E-9 NSUB=1E17 GAMMA=0.4083894
+PHI=0.7 VTO=-0.7140674 DELTA=0
+UO=212.2319801 ETA=9.999762E-4 THETA=0.2020774
+KP=6.733755E-5 VMAX=1.181551E5 KAPPA=1.5
+RSH=30.0712458 NFS=1E12 TPG=-1
+XJ=2E-7 LD=5.000001E-13 WD=1.249872E-7
+CGDO=3.09E-10 CGSO=3.09E-10 CGBO=1E-10
+CJ=1.419508E-3 PB=0.8152753 MJ=0.5
+CJSW=4.813504E-10 MJSW=0.5 )
```


## APPENDIX B

## PSPICE Model Parameter $0.35 \mu \mathrm{~m}$ AMC with LEVEL 7

```
.MODEL nmos NMOS LEVEL=7
*
********** SIMULATION PARAMETERS **********
*
* format : PSPICE
* model : MOS BSIM3v3
* process : CS[ADFI]
* revision : N/C;
* extracted : CSA C61417; 1998-10; ese(487)
* doc# :9933016 REV_N/C
* ----------------------------------------------------------------------
* TYPICAL MEAN CONDITION
* -----------------------------------------------------------------------
* *** Flags ***
+MOBMOD =1.000e+00 CAPMOD =2.000e+00
+NLEV =0
* *** Threshold voltage related model parameters ***
+K1 =6.044e-01
+K2 =2.945e-03 K3 =-1.72e+00 K3B =6.325e-01
+NCH =2.310e+17 VTH0 =4.655e-01
+VOFF =-5.72e-02 DVT0 =2.227e+01 DVT1 =1.051e+00
+DVT2 =3.393e-03 KETA =-6.21e-04
+PSCBE1 =2.756e+08 PSCBE2 =9.645e-06
+DVT0W =0.000e+00 DVT1W =0.000e+00 DVT2W =0.000e+00
* *** Mobility related model parameters ***
+UA =1.000e-12 UB =1.723\textrm{e}-18\textrm{UC}=5.756\textrm{e}-11
+U0 =4.035e+02
* *** Subthreshold related parameters ***
+DSUB =5.000e-01 ETA0 =3.085e-02 ETAB =-3.95e-02
+NFACTOR=1.119e-01
* *** Saturation related parameters ***
+EM =4.100e+07 PCLM =6.831e-01
+PDIBLC1=1.076e-01 PDIBLC2=1.453e-03 DROUT =5.000e-01
+A0 =2.208e+00 A1 =0.000e+00 A2 =1.000e+00
+PVAG =0.000e+00 VSAT =1.178e+05 AGS =2.490e-01
+B0 =-1.76e-08 B1 =0.000e+00 DELTA =1.000e-02
+PDIBLCB=2.583e-01
* *** Geometry modulation related parameters ***
+W0 =1.184e-07 DLC =8.285e-09
+DWC =2.676e-08 DWB =0.000e+00 DWG =0.000 e+00
+LL =0.000e+00 LW =0.000e+00 LWL =0.000e+00
+LLN =1.000e+00 LWN =1.000e+00 WL =0.000e+00
+WW =0.000e+00 WWL =0.000e+00 WLN =1.000e+00
+WWN =1.000e+00
* *** Temperature effect parameters ***
+AT =3.300e+04 UTE =-1.80e+00
+KT1 =-3.30e-01 KT2 =2.200e-02 KT1L =0.000e+00
+UA1 =0.000e+00 UB1 =0.000e+00 UC1 =0.000e+00
```

```
+PRT =0.000e+00
* *** Overlap capacitance related and dynamic model parameters ***
+CGDO =2.100e-10 CGSO =2.100e-10 CGBO =1.100e-10
+CGDL =0.000e+00 CGSL =0.000e+00 CKAPPA =6.000e-01
+CF =0.000e+00 ELM =5.000e+00
+XPART =1.000e+00 CLC =1.000e-15 CLE =6.000e-01
* *** Parasitic resistance and capacitance related model parameters ***
+RDSW =6.043e+02
+CDSC =0.000e+00 CDSCB =0.000e+00 CDSCD =8.448e-05
+PRWB =0.000e+00 PRWG =0.000e+00 CIT =1.000e-03
* *** Process and parameters extraction related model parameters ***
+TOX =7.700e-09 NGATE =0.000e+00
+NLX =1.918e-07
* *** Substrate current related model parameters ***
+ALPHA0 =0.000e+00 BETA0 =3.000e+01
* *** Noise effect related model parameters ***
+AF =1.400e+00 KF =2.810e-27 EF =1.000e+00
+NOIA =1.000e+20 NOIB =5.000e+04 NOIC =-1.40e-12
* *** Common extrinsic model parameters ***
+LINT =-1.67e-08 WINT =2.676e-08 XJ =3.000e-07
+RSH =8.200e+01 JS =2.000e-05
+CJ =9.300e-04 CJSW =2.800e-10
+MJ =3.100e-01 MJSW =1.900e-01
+PB =6.900e-01 TT =0.000e+00
+PBSW =9.400e-01
*
* -------------------------------------------------------------------------
.MODEL pmos PMOS LEVEL=7
*
********** SIMULATION PARAMETERS **********
*
* format : PSPICE
* model : MOS BSIM3v3
* process : CS[ADFI]
* revision : N/C;
* extracted : CSA C61417; 1998-10; ese(487)
* doc# : 9933016 REV_N/C
* --------------------------------------------------------------------------
* TYPICAL MEAN CONDITION
*
* *** Flags ***
+MOBMOD =1.000e+00 CAPMOD =2.000e+00
+NLEV =0
* *** Threshold voltage related model parameters ***
+K1 =5.675e-01
+K2 =-4.39e-02 K3 =4.540e+00 K3B =-8.52e-01
+NCH =1.032e+17 VTH0 =-6.17e-01
+VOFF =-1.13e-01 DVT0 =1.482e+00 DVT1 =3.884e-01
+DVT2 =-1.15e-02 KETA =-2.56e-02
+PSCBE1 =1.000e+09 PSCBE2 =1.000e-08
+DVT0W =0.000e+00 DVT1W =0.000e+00 DVT2W =0.000e+00
* *** Mobility related model parameters ***
+UA =2.120e-10 UB =8.290e-19 UC =-5.28e-11
+U0 =1.296e+02
* *** Subthreshold related parameters ***
```

```
+DSUB =5.000e-01 ETA0 =2.293e-01 ETAB =-3.92e-03
+NFACTOR=8.237e-01
* *** Saturation related parameters ***
+EM =4.100e+07 PCLM =2.979e+00
+PDIBLC1=3.310e-02 PDIBLC2=1.000e-09 DROUT =5.000e-01
+A0 =1.423e+00 A1 =0.000e+00 A2 =1.000e+00
+PVAG =0.000e+00 VSAT =2.000e+05 AGS =3.482e-01
+B0 =2.719e-07 B1 =0.000e+00 DELTA =1.000e-02
+PDIBLCB=-1.78e-02
* *** Geometry modulation related parameters ***
+W0 =4.894e-08 DLC =-5.64e-08
+DWC =3.845e-08 DWB =0.000e+00 DWG =0.000 e+00
+LL =0.000e+00 LW =0.000e+00 LWL =0.000e+00
+LLN =1.000e+00 LWN =1.000e+00 WL =0.000\textrm{e}+00
+WW =0.000e+00 WWL =0.000e+00 WLN =1.000e+00
+WWN =1.000e+00
* *** Temperature effect parameters ***
+AT =3.300e+04 UTE =-1.35e+00
+KT1 =-5.70e-01 KT2 =2.200e-02 KT1L =0.000e+00
+UA1 =0.000e+00 UB1 = 0.000e+00 UC1 =0.000 e+00
+PRT =0.000e+00
* *** Overlap capacitance related and dynamic model parameters ***
+CGDO =2.100e-10 CGSO =2.100e-10 CGBO =1.100e-10
+CGDL =0.000e+00 CGSL =0.000e+00 CKAPPA =6.000e-01
+CF = 0.000e+00 ELM =5.000e+00
+XPART =1.000e+00 CLC = 1.000e-15 CLE =6.000e-01
* *** Parasitic resistance and capacitance related model parameters ***
+RDSW =1.853e+03
+CDSC =6.994e-04 CDSCB =2.943e-04 CDSCD =1.970e-04
+PRWB =0.000e+00 PRWG =0.000e+00 CIT =1.173e-04
* *** Process and parameters extraction related model parameters ***
+TOX =7.700e-09 NGATE =0.000e+00
+NLX =1.770e-07
* *** Substrate current related model parameters ***
+ALPHA0 =0.000 + +00 BETA0 =3.000e+01
* *** Noise effect related model parameters ***
+AF =1.290e+00 KF =1.090e-27 EF =1.000e+00
+NOIA =1.000e+20 NOIB =5.000e+04 NOIC =-1.40e-12
* **** Common extrinsic model parameters ***
+LINT =-8.14e-08 WINT =3.845e-08 XJ =3.000e-07
+RSH =1.560e+02 JS =2.000e-05
+CJ =1.420e-03 CJSW =3.800e-10
+MJ =5.500e-01 MJSW =3.900e-01
+PB =1.020e+00 TT =0.000e+00
+PBSW =9.400e-01
* ----------------------------------------------------------------------------
```


## APPENDIX C

Provide the mathematical expression of time delay:

$$
\begin{gather*}
\frac{d v}{d t}=-\frac{\beta}{C}\left(v-V_{T}\right)^{2}+\frac{I_{o}}{C}  \tag{C1.1}\\
\frac{d v}{d t}=-\frac{\beta}{C}\left[\left(v-V_{T}\right)^{2}-\frac{I_{o}}{\beta}\right]  \tag{C1.2}\\
=-\frac{\beta}{C}\left[\left(v-V_{T}-\sqrt{\frac{I_{o}}{\beta}}\right)\left(v-V_{T}+\sqrt{\frac{I_{o}}{\beta}}\right)\right] \\
\left(v-V_{T}-\sqrt{\frac{I_{o}}{\beta}}\right)\left(v-V_{T}+\sqrt{\frac{I_{o}}{\beta}}\right) \tag{C1.4}
\end{gather*} \frac{d v}{\frac{\beta}{C} \cdot d t}
$$

(C 1.3)

Let's allocate the expression of denominator into simple fraction:

$$
\begin{gather*}
\frac{1}{\left(v-V_{T}-\sqrt{\frac{I_{o}}{\beta}}\right)\left(v-V_{T}+\sqrt{\frac{I_{o}}{\beta}}\right)} \tag{C1.5}
\end{gather*}=\frac{v_{1}}{v-V_{T}-\sqrt{\frac{I_{o}}{\beta}}}+\frac{v_{2}}{v-V_{T}-\sqrt{\frac{I_{o}}{\beta}}}
$$

In this case, the equation ( $\mathbf{C} \mathbf{1 . 4}$ ), is as follows:

$$
\begin{equation*}
\frac{1}{2} \sqrt{\frac{\beta}{I_{o}}} \cdot \frac{d v}{v-V_{T}-\sqrt{\frac{I_{o}}{\beta}}}-\frac{1}{2} \sqrt{\frac{\beta}{I_{o}}} \cdot \frac{d v}{v-V_{T}+\sqrt{\frac{I_{o}}{\beta}}}=-\frac{\beta}{C} d t \tag{C1.8}
\end{equation*}
$$

$$
\begin{gather*}
\frac{d v}{v-V_{T}-\sqrt{\frac{I_{o}}{\beta}}}-\frac{d v}{v-V_{T}+\sqrt{\frac{I_{o}}{\beta}}}=-2 \sqrt{\frac{I_{o}}{\beta}} \cdot \frac{\beta}{C} d t  \tag{C1.9}\\
\ln \left(v-V_{T}-\sqrt{\frac{I_{o}}{\beta}}\right)-\ln \left(v-V_{T}+\sqrt{\frac{I_{o}}{\beta}}\right)+\ln S=-2 \frac{\sqrt{\beta \cdot I_{o}}}{C} t  \tag{C1.10}\\
\ln \left(\left[\frac{v-V_{T}-\sqrt{\frac{I_{o}}{\beta}}}{v-V_{T}+\sqrt{\frac{I_{o}}{\beta}}} \int\right)=-2 \frac{\sqrt{\beta \cdot I_{o}}}{C} t\right.  \tag{C1.11}\\
\frac{v-V_{T}-\sqrt{\frac{I_{o}}{\beta}}}{v-V_{T}+\sqrt{\frac{I_{o}}{\beta}}} S=e^{-2 \frac{\sqrt{\beta \cdot I_{o}}}{C}} t \tag{C1.12}
\end{gather*}
$$

Starting Condition is shown as following equalities:

$$
\begin{gather*}
v\left(t_{1}\right)=\sqrt{\frac{1}{2} \cdot \frac{I_{o}}{\beta}}+V_{T}  \tag{C1.13}\\
\frac{\sqrt{\frac{1}{2} \cdot \frac{I_{o}}{\beta}}-\sqrt{\frac{I_{o}}{\beta}}}{\sqrt{\frac{1}{2} \cdot \frac{I_{o}}{\beta}}+\sqrt{\frac{I_{o}}{\beta}}} S=e^{-2 \frac{\sqrt{\beta \cdot I_{o}}}{C}} t_{1}  \tag{C1.14}\\
\frac{\sqrt{\frac{1}{2}}-1}{\sqrt{\frac{1}{2}}+1} S=e^{-2 \frac{\sqrt{\beta \cdot I_{o}}}{C} t_{1}}  \tag{C1.15}\\
S=\frac{1+\sqrt{2}}{1-\sqrt{2}} \cdot e^{-2 \frac{\sqrt{\beta \cdot I_{o}}}{C} t_{1}} \tag{C1.16}
\end{gather*}
$$

Satisfying the solution of the starting condition:

$$
\begin{align*}
& \frac{v-V_{T}-\sqrt{\frac{I_{o}}{\beta}}}{v-V_{T}+\sqrt{\frac{I_{o}}{\beta}}} S=\frac{1-\sqrt{2}}{1+\sqrt{2}} \cdot e^{-2 \frac{\sqrt{\beta \cdot I_{o}}}{C}}\left(t-t_{1}\right)  \tag{C1.17}\\
& v-V_{T}-\sqrt{\frac{I_{o}}{\beta}}=\frac{1-\sqrt{2}}{1+\sqrt{2}} \cdot e^{-2 \frac{\sqrt{\beta \cdot I_{o}}}{C}}\left(t-t_{1}\right) \cdot\left(v-V_{T}+\sqrt{\frac{I_{o}}{\beta}}\right)  \tag{C1.18}\\
& v\left[1-\frac{1-\sqrt{2}}{1+\sqrt{2}} \cdot e^{-2 \frac{\sqrt{\beta \cdot I_{o}}}{C}\left(t-t_{1}\right)}\right] \\
& =\left[1-\frac{1-\sqrt{2}}{1+\sqrt{2}} \cdot e^{-2 \frac{\sqrt{\beta \cdot I_{o}}}{C}\left(t-t_{1}\right)}\right] \cdot V_{T}+\left[1+\frac{1-\sqrt{2}}{1+\sqrt{2}} \cdot e^{-2 \frac{\sqrt{\beta \cdot I_{o}}}{C}\left(t-t_{1}\right)}\right]  \tag{C.19}\\
& \cdot \sqrt{\frac{I_{o}}{\beta}} \\
& v\left[1-\frac{(1-\sqrt{2})^{2}}{-1} \cdot e^{-2 \frac{\sqrt{\beta \cdot I_{o}}}{C}}\left(t-t_{1}\right)\right] \\
& =\left[1-\frac{(1-\sqrt{2})^{2}}{-1} \cdot e^{-2 \frac{\sqrt{\beta \cdot I_{o}}}{C}}\left(t-t_{1}\right)\right] \cdot V_{T}  \tag{C.20}\\
& +\left[1+\frac{(1-\sqrt{2})^{2}}{-1} \cdot e^{-2 \frac{\sqrt{\beta \cdot I_{o}}}{C}\left(t-t_{1}\right)}\right] \cdot \sqrt{\frac{I_{o}}{\beta}}
\end{align*}
$$

$$
\begin{align*}
& v=V_{T}+\frac{1-(3-2 \sqrt{2}) \cdot e^{-2 \frac{\sqrt{\beta \cdot I_{o}}}{C}}\left(t-t_{1}\right)}{1+(3-2 \sqrt{2}) \cdot e^{-2 \sqrt{\beta \cdot I_{o}}\left(t-t_{1}\right)}} \cdot \sqrt{\frac{I_{o}}{\beta}} \tag{C.22}
\end{align*}
$$

Proof of the calculation:

$$
\begin{equation*}
v\left(t_{1}\right)=V_{T}+\frac{1-(3-2 \sqrt{2})}{1+(3-2 \sqrt{2})} \cdot \sqrt{\frac{I_{o}}{\beta}} \tag{C.23}
\end{equation*}
$$

$$
\begin{gather*}
=V_{T}+\frac{-2+2 \sqrt{2}}{4-2 \sqrt{2}} \cdot \sqrt{\frac{I_{o}}{\beta}}  \tag{C.24}\\
=V_{T}+\frac{-2(1-\sqrt{2})+2 \sqrt{2}}{2(2-\sqrt{2})} \cdot \sqrt{\frac{I_{o}}{\beta}}  \tag{C.25}\\
=V_{T}-\frac{(1-\sqrt{2})(2+\sqrt{2})}{4-2} \cdot \sqrt{\frac{I_{o}}{\beta}}  \tag{C.26}\\
=V_{T}-\frac{2-2-\sqrt{2}}{2} \cdot \sqrt{\frac{I_{o}}{\beta}}  \tag{C.27}\\
==V_{T}+\frac{1}{\sqrt{2}} \cdot \sqrt{\frac{I_{o}}{\beta}} \tag{C128}
\end{gather*}
$$

We have seen that statement ( $\mathbf{C}$ 1.28) which we found by using Wolfram Mathematica Programme is implemented.

$$
\begin{gather*}
\frac{d v}{d t}=\sqrt{\frac{I_{o}}{\beta}} \cdot \frac{a(3-2 \sqrt{2}) \cdot e^{-a\left(t-t_{1}\right)}\left[1+(3-2 \sqrt{2}) \cdot e^{\left.-a\left(t-t_{1}\right)\right]+a(3-2 \sqrt{2}) \cdot e^{-a\left(t-t_{1}\right)}\left[1-(3-2 \sqrt{2}) \cdot e^{-a\left(t\left(t t_{1}\right)\right]}\right.}\left(1+(3-2 \sqrt{2}) \cdot e^{-a\left(t-t_{t}\right)}\right)^{2}\right.}{\frac{d v}{d t}=\frac{a(3-2 \sqrt{2}) \cdot e^{-a\left(t-t_{1}\right)}[2]}{\left(1+(3-2 \sqrt{2}) \cdot e^{-a\left(t-t_{1}\right)}\right)^{2}} \quad \text { Formula as }+2 \frac{\beta I_{o}}{C}}  \tag{C1.29}\\
\frac{d v}{d t}=\frac{4 \frac{\sqrt{\beta I_{o}}}{C} \cdot(3-2 \sqrt{2}) e^{-2 \frac{\sqrt{\beta I_{o}}}{C}} \cdot\left(t-t_{1}\right)}{\left[1+(3-2 \sqrt{2}) \cdot e^{-2 \frac{\sqrt{\beta I_{o}}}{C} \cdot\left(t-t_{1}\right)}\right]^{2}} \cdot \sqrt{\frac{I_{o}}{\beta}}=\frac{4 \cdot I_{o}}{C}  \tag{C1.30}\\
\quad\left(v-V_{T}\right)^{2}=\frac{I_{o}}{\beta} \cdot \frac{\left[1-(3-2 \sqrt{2}) \cdot e^{-2 \frac{\sqrt{\beta I_{o}}}{C}} \cdot\left(t-t_{1}\right)\right]^{2}}{\left[1+(3-2 \sqrt{2}) \cdot e^{-2 \frac{\sqrt{\beta I_{o}}}{C}} \cdot\left(t-t_{1}\right)\right]^{2}}  \tag{C1.31}\\
-\frac{\beta}{C} \cdot\left(v-V_{T}\right)^{2}+\frac{I_{o}}{C}=-\frac{I_{o}}{C} \cdot \frac{\left(1-(3-2 \sqrt{2}) \cdot e^{-a \cdot\left(t-t_{1}\right)}\right)^{2}}{\left(1+(3-2 \sqrt{2}) \cdot e^{-a \cdot\left(t-t_{1}\right)}\right)^{2}}+\frac{I_{o}}{C} \tag{C1.32}
\end{gather*}
$$

$$
\begin{align*}
-\frac{\beta}{C} \cdot\left(v-V_{T}\right)^{2}+\frac{I_{o}}{C} & = \\
= & \frac{I_{o}}{C} \cdot\left[\frac{\left(1+(3-2 \sqrt{2}) \cdot e^{-a \cdot\left(t-t_{1}\right)}\right)^{2}-\left(1-(3-2 \sqrt{2}) \cdot e^{-a \cdot\left(t-t_{1}\right)}\right)^{2}}{\left(1+(3-2 \sqrt{2}) \cdot e^{-a \cdot\left(t-t_{1}\right)}\right)^{2}}\right]  \tag{C1.34}\\
& =\frac{I_{o}}{C} \cdot \frac{2 \cdot\left[2 \cdot(3-2 \sqrt{2}) \cdot e^{-a \cdot\left(t-t_{1}\right)}\right]}{\left(1+(3-2 \sqrt{2}) \cdot e^{-a \cdot\left(t-t_{1}\right)}\right)^{2}}=\frac{4 I_{o}}{C} \tag{C1.35}
\end{align*}
$$

## CURRICULUM VITAE

Name Surname:<br>Melek KURNAZ<br>Place and Date of Birth: $\quad$ Samsun - 25.02.1984<br>Address:<br>Aşık Veysel Mah. Buğday Sok. Atapark 1 Apt. No: 32 Daire: 22 Ataşehir-ISTANBUL<br>E-mail:<br>melekkurnaz@gmail.com<br>Doğuş Üniversitesi - Computer Engineering<br>\section*{B.Sc.:}<br>Doğuş Üniversitesi - Electronics and Communication Engineering

## Professional Experience and Rewards:

Melek Kurnaz received her B.S. degree in Computer Engineering with double major program Electronics and Communication Engineering from Dogus University in 2008. She joined ERASMUS program in 2006 in FH-Wedel University. She is already student M.Sc. of Istanbul Technical University, Istanbul, Turkey. She is currently assistant in Electronics and Communications Engineering Department of Dogus University. Her research interest includes current-mode circuits and analog signal processing.

## PUBLICATIONS / PRESENTATIONS ON THE THESIS

- M. Kurnaz, S. Minaei, I.C. Goknar, "Equivalent Circuit Models in Current-Mode Circuits for Time Delay Calculations", Analog Integrated Circuits and Signal Processing, accepted for publication for Springer.
- M. Kurnaz, S. Minaei, I.C. Goknar, "Time Delay Calculation in CurrentMode Circuits" 8th International Conference on Electrical and Electronics Engineering (ELECO 2013), 28-30 Nov. 2013, Bursa, Turkey, pp.349-352.

