





Background

This poster is about an FPGA-based GPS receiver design intended for CubeSat applications. CubeSats are a class of small Nanosatellites weighing approximately 1 kg to 3 kg in mass. Due to the small size and mass of the satellite, there is limited room and power available to the subsystems and payloads.

Implemented on a satellite, a GPS receiver can be used for time and location information, but by carefully examining the signal, it can also be used for atmospheric research or satellite attitude determination. The different GNSS systems are constantly evolving by being augmented with new signals. An FPGA is well suited for GPS / GNSS receiver applications as it combines the hardware performance of an ASIC and reconfigurability of software.

ASIC vs SDR vs FPGA

Commonly used in consumer GPS receiver are Application Specific Integrated Circuit (ASIC) chips. Commercial GPS ASICS have built in limitations on the operating altitude and velocity due to governmental regulations, preventing ASIC-based GPS receivers from being used in space applications.

Software Defined Radio (SDR) GPS receivers, as the name implies, utilize software to implement their processing. A SDR GPS receiver is one alternative to ASICs for use in space, as software can be changed and customized. However, a processor needs to operate at significantly higher clock speeds compared to an ASIC to achieve similar performance.

FPGAs are similar to ASIC, in that they use hardware to implement the processing logic. Unlike an ASIC, FPGAs consists of many reconfigurable logic elements and interconnections. Their reconfigurability allows for flexibility, similar to software, where different designs can be programmed onto a device.



Time-Domain Serial Acquisition

Before a GPS receiver can determine its position, it needs to determine the satellites that are visible in the received signal, this process is called acquisition. During acquisition, two important parameters are determined, the Doppler-shifted carrier frequency and the phase of the Coarse-Acquisition (CA)-code belonging to the visible satellites.

This particular design uses the serial-acquisition process, meaning it sequentially goes through each possible Doppler frequency and CA-code phase in the time-domain, to determine the combination that gives the correlation value.

An alternative to serial-acquisition process is parallel-acquisition, where the processing is done in the frequency-domain via Fourier and inverse Fourier transforms. The transformations are performed using Fast Fourier Transforms on an FPGA, but they use a large portion of the available logic elements on an FPGA to accomplish this task. The serial-acquisition results in a slower acquisition time, but uses less logic elements, allowing for either a smaller FPGA to be used or additional designs to be implemented on an FPGA.

allowing for the acquisition channel to be used for acquisition and later tracking without relying on separate hardware

Radio	Tracker	L

	Serial-Search channel	32 Channel Serial- Search	1024-point FFT IP Core
Logic Elements	407	14213	673*
Registers	139	4936	1508
Memory (M10K blocks)	0	0	6