



Strathprints Institutional Repository

Suo, Zhiwen and Li, Gengyin and Li, Rui and Xu, Lie and Wang, Weisheng and Chi, Yongning and Sun, Wei (2016) Submodule configuration of HVDC-DC auto transformer considering DC fault. IET Power Electronics. pp. 1-24. ISSN 1755-4535 (In Press) ,

This version is available at <http://strathprints.strath.ac.uk/57504/>

Strathprints is designed to allow users to access the research output of the University of Strathclyde. Unless otherwise explicitly stated on the manuscript, Copyright © and Moral Rights for the papers on this site are retained by the individual authors and/or other copyright owners. Please check the manuscript for details of any other licences that may have been applied. You may not engage in further distribution of the material for any profitmaking activities or any commercial gain. You may freely distribute both the url (<http://strathprints.strath.ac.uk/>) and the content of this paper for research or private study, educational, or not-for-profit purposes without prior permission or charge.

Any correspondence concerning this service should be sent to Strathprints administrator: strathprints@strath.ac.uk

Submodule Configuration of HVDC-DC Auto Transformer Considering DC Fault

Zhiwen Suo^{1*}, Gengyin Li¹, Rui Li², Lie Xu², Weisheng Wang³, Yongning Chi³, Wei Sun³

¹State Key Laboratory of Alternate Electrical Power System with Renewable Energy Sources, North China Electric Power University, Beijing, People's Republic of China

²Electronic and Electrical Engineering, University of Strathclyde, Glasgow G1 1RD, UK

³Renewable Energy Department, China Electric Power Research Institute, Beijing, People's Republic of China

*suozhiwen@126.com

Abstract: This paper studies the submodule configuration of MMC based non-isolated HVDC-DC autotransformer (HVDC-AT) with DC fault blocking capability, including two-terminal and multi-terminal topologies. The operation principle of the HVDC-AT is described. Considering the arm current differences, the total number of required semiconductors for the HVDC-AT is derived and is compared with the MMC based isolated front-to-front (F2F) DC transformer. A full operation process for the multi-terminal HVDC-AT considering DC fault is then presented, including normal operation, fault isolation and continuous operation of healthy converters after fault. The submodule configuration and fault recovery of the multi-terminal HVDC-AT are validated by simulations using PSCAD/EMTDC.

1. Introduction

Renewable energy is increasingly important nowadays due to the growing environmental concerns and attempts to reduce dependency on fossil fuels. Among the various renewable resources, offshore wind power is the most promising one in technical and economic terms. It has been widely accepted that HVDC technology is more attractive and likely to be the only feasible option for connecting large offshore wind farms over long distance [1, 2].

Due to different manufacturers and time of installation, the existing HVDC projects have a wide variety of DC voltage levels. For the first four HVDC connected offshore wind farms the DC voltage levels are all different ($\pm 150\text{kV}$, $\pm 250\text{kV}$, $\pm 300\text{kV}$ and $\pm 320\text{kV}$). Without DC/DC converters, these schemes can only be integrated into the DC grid by their AC connections [3].

As the conventional DC/DC topologies with low or medium voltage and power rating are not suitable for HVDC applications, many studies have been carried out on high-power high-voltage DC/DC converters for HVDC system [4-10].

Modular Multilevel Converter (MMC) is currently the optimal solution for HVDC applications due to its significant advantages over the conventional 2-level topology, e.g. modular design, scalability, low single device switching frequency, excellent harmonic performance, etc [11, 12]. Recently, MMC based high-power high-voltage DC/DC converters have been proposed [13-22]. An isolated front-to-front (F2F) configuration is presented in [13], where both MMCs contribute to the voltage elevation besides the AC transformer stage. However, the transformer is exposed to high dv/dt at the rising and falling edges of the square waveform AC link voltages. To avoid this problem, a quasi two-level (Q2L) DC/DC converter has been proposed in [14], where the converter generates a square wave with controllable dv/dt by employing the SM voltages to create transient intermediate voltage level. This significantly reduces the size of the SM capacitors compared to conventional MMC. Another F2F DC/DC converter is proposed in [15], where alternate arm converter (AAC) or MMC can be used. The use of higher inner AC frequency is discussed and the results show that an AC frequency of 350 Hz allows for significant saving in volume and acceptable increase in losses.

A non-isolated modular multilevel DC/DC converter with bidirectional fault blocking capability is presented in [16]. Different from the aforementioned F2F DC-AC-DC technology, the proposed DC/DC converter uses multiple interleaved strings of cascaded SMs to perform single-stage bidirectional DC/DC conversion. However, large magnetically coupled inductors are required for the DC/DC converter to filter out AC components from the DC side. The HVDC-DC autotransformer (HVDC-AT) is proposed in [18-20], which is also a single-stage converter consisting of two series-connected voltage source converters with a common AC link to transfer energy between the upper and the lower converters. The proposed HVDC-AT can be used to interconnect different DC transmission configurations and allows the asymmetrical operation of bipolar DC transmission configuration in the event of a converter failure or during a DC pole-to-pole fault [19]. In [20], the energy conversion efficiency of the proposed HVDC-AT

is studied and compared to the F2F configuration. The HVDC-AT with DC fault blocking capability is further analyzed and a family of possible HVDC-AT topologies are then proposed in [21].

The total number of required semiconductor devices for a two-terminal HVDC-AT with forward and reverse fault isolation capability (HBSMs in the lower converter and FBSMs+HBSMs in the upper converter) was compared with that of the F2F adopting HBSMs in both converter stations [18]. However, the difference in the arm currents of the two DC transformers was not considered. For instance, the converter station with arm current higher than the current capability of a single device requires parallel connection of multiple IGBTs. Therefore, to make a full comparison of the required semiconductor devices in the two DC transformers, the ratio between the total required device power capacity and the available single device capacity is considered in this paper.

For connecting DC networks with more than two DC voltage levels and catering for the need of network protection and power flow control, multi-terminal DC/DC converter is likely to be more cost effective and desirable [22-24].

A Q2L three-terminal DC/DC converter was proposed in [14]. When a fault occurs at any side of the DC grid, the fault can be isolated immediately by blocking all the three converters. A three-terminal DC/DC converter based on a simplified hybrid MMC configuration, proposed in [22], is able to block the faulty side terminal, while continue operating the other terminals connected to the healthy DC grids. However, the aforementioned multi-terminal DC/DC converters with isolation all require full DC-AC-DC energy conversions between the interconnected DC networks. By connecting the MMCs in series on the DC side, the electrical non-isolated multi-terminal HVDC-AT proposed in [24] significantly reduces the cost and operational power losses. However, DC fault was not considered for the SM configuration of each converter station.

System reliability of the multi-terminal HVDC-AT during failure of a converter station has been addressed in [24]. It claims that, to avoid over voltage of the healthy converters, more SMs need to be

added only during the failure of the converters connecting the medium voltage level DC grid. During a permanent DC pole-to-pole fault applied in the low voltage level DC grid, the voltage stress increases from the difference between the medium voltage level and low voltage level to the medium voltage level. Thus, to keep normal operation of the multi-terminal HVDC-AT after fault isolation, extra HBSMs are also required for the medium voltage converter to support higher DC voltage. Moreover, to enable immediate DC fault isolation, extra FBSMs need also to be added to the converter stations to block the DC fault current leading to further increase in the cost of the DC transformer.

In this paper, the total number of required semiconductor devices for the HVDC-AT, considering arm current difference, is derived and compared with that in the F2F configuration, including the two-terminal and multi-terminal DC transformers. The SM configuration of each converter considering DC fault is analyzed and a full operation process for the multi-terminal HVDC-AT is then presented, including normal operation, fault isolation and continuous operation of the healthy converters after the DC fault. The analysis is verified by a three-terminal DC test system in PSCAD/EMTDC.

2. Two-Terminal High Voltage DC Transformers with DC Fault Isolation Capability

For the two-terminal and the following multi-terminal F2F and HVDC-AT, the capacity of the semiconductors of each SM is assumed to be identical and is noted as P_{IGBT} . Taking the arm current difference into consideration, the total number of equivalent semiconductors for each DC transformer can be derived according to the ratio between the required total device capacity and single device capacity of P_{IGBT} .

2.1. Front-to-Front HVDC-DC Transformer

As shown in Fig. 1a, the two-terminal F2F HVDC-DC transformer is composed of two MMCs, which are interconnected by a two-winding AC transformer. The two MMCs have the same topology and MMC₁ is taken as an example for illustration. Each arm has N HBSMs, V_{dc1} is the low DC link voltage, V_{ac1} is the low AC link line-to-line rms voltage, L_1 is the arm inductance, and V_c is the nominal SM

capacitor voltage. The ratio between the high DC link voltage V_{dc2} and low DC link voltage V_{dc1} is defined as k_{21} (also the ratio between V_{ac2} and V_{ac1}). The total number of equivalent semiconductors for the F2F configuration is given by the sum of the semiconductors of both converter stations (all the semiconductor number calculations carried out in this paper are based on per arm value, and redundant SMs are not considered):

$$N_{F2F} = \frac{2NV_c i_{MMC1p}}{P_{IGBT}} + \frac{2k_{21}NV_c i_{MMC2p}}{P_{IGBT}} = \frac{2\sqrt{6}V_{dc1} + 4V_{ac1}}{3V_{ac1}} P_{max} \quad (1)$$

where i_{MMC1p} and i_{MMC2p} are the respective nominal peak arm currents of MMC₁ and MMC₂, P_{max} is the maximum active power exchange between the two DC grids.




Fig. 1. Two-terminal MMC based DC transformer configurations

- a Topology of F2F HVDC-DC transformer
- b Topology of HVDC-DC auto transformer

Defining $(\sqrt{6}V_{dc1}+2V_{ac1})/3V_{ac1}P_{IGBT}$ as m , (1) can be rewritten as

$$N_{F2F} = 2mP_{max} \quad (2)$$

When a DC pole-to-pole fault occurs at any side of the DC grid, the fault can be isolated immediately by blocking both converter stations. Therefore, no additional SMs are required to block DC fault.

2.2. HVDC-DC Auto Transformer

Different to the two-stage F2F configuration, the HVDC-AT shown in Fig. 1b is a single-stage DC transformer, where the sum of the DC voltages of MMC₁ and MMC₂ forms the high DC link voltage V_{dc2} and MMC₁ supports the low DC link voltage V_{dc1}.

The DC voltages and currents of each MMC are given by

$$\begin{cases} V_{\text{MMC}_2} = \frac{k_{21} - 1}{k_{21}} V_{\text{dc}_2} \\ V_{\text{MMC}_1} = \frac{1}{k_{21}} V_{\text{dc}_2} \end{cases} \quad (3)$$

$$\begin{cases} I_{\text{dc}_2} = \frac{P}{V_{\text{dc}_2}} \\ I_{\text{dc}_1} = (k_{21} - 1) \frac{P}{V_{\text{dc}_2}} \end{cases} \quad (4)$$

where P is the active power exchange between the two DC grids. Based on (3) and (4), the active power transferring through the AC link and the direct electrical connection are derived as

$$\begin{cases} P_{\text{DC-AC-DC}} = V_{\text{MMC}_2} I_{\text{dc}_2} = \frac{k_{21} - 1}{k_{21}} P \\ P_{\text{direct}} = V_{\text{MMC}_1} I_{\text{dc}_2} = \frac{1}{k_{21}} P \end{cases} \quad (5)$$

Assuming the ratio between V_{ac2} and V_{ac1} is (k₂₁-1) (k₂₁ > 1), the total number of required equivalent semiconductors for the HVDC-AT is given by

$$N_{\text{AT}} = \frac{2(k_{21} - 1) N V_c i_{\text{MMC}_2 p}}{P_{\text{IGBT}}} + \frac{2 N V_c i_{\text{MMC}_1 p}}{P_{\text{IGBT}}} = \frac{(k_{21} - 1)}{k_{21}} 2 m P_{\text{max}} \quad (6)$$

Comparing (6) to (2), the total number of equivalent semiconductors for the HVDC-AT, considering normal operation, is significantly reduced for a low or medium voltage elevation. For instance, when k₂₁ equals 2, only half of the semiconductors will be needed for the HVDC-AT compared with the F2F. However, different from the F2F configuration which is capable of blocking DC fault without additional SMs, the HVDC-AT is a non-isolated configuration in which the fault current can feed into the faulty DC

grid due to the direct electrical connection. With a DC pole-to-pole fault applied at the high voltage DC grid, extra FBSMs are required for MMC₂ in order to ensure DC fault isolation, whereas MMC₁ can still be composed of HBSMs. Thus, the DC fault can be isolated following the blocking of MMC₂, if the series-connected voltage of the additional FBSMs, which are inserted into the fault current path, is higher than the low DC link voltage V_{dc1} [21]. The number of minimum FBSMs per arm added to MMC₂ is then obtained as

$$N_{\text{FBSM}} = \frac{V_{\text{dc1}}}{2V_c} = \frac{N}{2}. \quad (7)$$

When a DC pole-to-pole fault occurs at the low voltage DC grid, extra HBSMs is also required for MMC₂ to ensure forward DC fault isolation, and the DC voltage of MMC₂ has to meet the following requirement [21]

$$2V_{\text{MMC}_2} \geq V_{\text{dc}2}. \quad (8)$$

From (3) and (8), the minimum DC voltage ratio to provide inherent blocking capability (without extra HBSMs) during the DC pole-to-pole fault on low voltage side is derived as:

$$k_{21} \geq 2. \quad (9)$$

When the DC voltage ratio is higher than 2, by replacing HBSMs of the MMC₂ with an equal number of FBSMs, the total equivalent semiconductors (the number of semiconductors for one FBSM equals that of two HBSMs) of the HVDC-AT can be derived as

$$N_{\text{AT}} = \underbrace{\frac{2((k_{21} - 1)N - \frac{1}{2}N + N)V_c i_{\text{MMC}_2 \text{ p}}}{P_{\text{IGBT}}}}_{\text{MMC}_2} + \underbrace{\frac{2NV_c i_{\text{MMC}_1 \text{ p}}}{P_{\text{IGBT}}}}_{\text{MMC}_1} = \frac{4k_{21} - 3}{2k_{21}} mP_{\text{max}}. \quad (10)$$

When the DC voltage ratio is less than 2, besides additional FBSMs according to (7), extra HBSMs are also required for MMC₂ in case DC fault occurs at low voltage DC grid [21]. The number of extra HBSMs per arm added to MMC₂ is given by

$$N_{\text{addHBSM}} = \frac{V_{dc2} - 2V_{\text{MMC}_2}}{2V_c} = \left(1 - \frac{k_{21}}{2}\right)N. \quad (11)$$

The total number of equivalent semiconductors for the HVDC-AT is then derived as

$$N_{\text{AT}} = \frac{2((k_{21} - 1)N + (1 - \frac{k_{21}}{2})N - \frac{1}{2}N + N)V_c i_{\text{MMC}_2 p}}{\frac{P_{\text{IGBT}}}{\text{MMC}_2}} + \frac{2NV_c i_{\text{MMC}_1 p}}{\frac{P_{\text{IGBT}}}{\text{MMC}_1}} = \frac{3k_{21} - 1}{2k_{21}} mP_{\text{max}}. \quad (12)$$

Fig. 2a compares the number of equivalent semiconductors per arm with the variation of the DC voltage ratio k_{21} for different DC transformer configurations, where the number of semiconductor is normalized by $2mP_{\text{max}}$.




Fig. 2. Equivalent semiconductor number for different DC transformer configurations

a Relationship of two-terminal HVDC-AT equivalent semiconductors per arm and DC voltage ratio k_{21} for different DC transformer configuration

b Relationship of three-terminal HVDC-AT equivalent semiconductors per arm for different DC voltage ratio k_{21} and k_{31}

As shown in Fig. 2a, more semiconductors are required for the F2F in the entire range of the DC voltage ratio. With k_{21} closing to unity, the number of equivalent semiconductors for the HVDC-AT without DC fault blocking capability (i.e. with only HBSMs) is nearly zero in theory, due to the near zero current in MMC_1 and near zero voltage on MMC_2 . The number of equivalent semiconductors for the HVDC-AT with DC fault blocking capability (i.e. with FBSMs and HBSMs) is only half of that of the F2F,

yielding lower capital cost and power losses. However, the difference in equivalent semiconductors between the two configurations gradually becomes smaller with the increase of the DC voltage ratio.

Compared with the F2F configuration, the capacity of the internal AC transformer for the HVDC-AT is reduced from full power rating to $P_{DC-AC-DC}$, according to (5). For instance, when k_{21} equals 2, only half of the capacity will be required for the internal AC transformer of the HVDC-AT. However, the internal AC transformer has a DC offset during normal operation of

$$V_{Tdcbias} = \frac{V_{dc2}}{2}. \quad (13)$$

Thus, although the required semiconductors and the internal AC transformer capacity of the HVDC-AT are reduced, the AC transformer has to be designed to cope with this DC offset especially when a high voltage elevation is required.

3. Multi-Terminal High Voltage DC Transformers with DC Fault Isolation Capability

3.1. Multi-Terminal Front-to-Front HVDC-DC Transformer

A multi-terminal DC transformer might be required for interconnecting DC grids with more than two DC voltage levels. Taking the three-terminal F2F HVDC-DC transformer as an example, it is consisted of three MMCs interconnected by a three-winding AC transformer, as illustrated in Fig. 3a, where $V_{dc1}(V_{ac1})$, $V_{dc2}(V_{ac2})$ and $V_{dc3}(V_{ac3})$ are the respective low, medium and high DC (AC) link voltages. The relationships of the DC (AC) link voltages are expressed as

$$\begin{cases} V_{dc1} = \frac{1}{k_{21}}V_{dc2} = \frac{1}{k_{21}k_{32}}V_{dc3} = \frac{1}{k_{31}}V_{dc3} \\ V_{ac1} = \frac{1}{k_{21}}V_{ac2} = \frac{1}{k_{21}k_{32}}V_{ac3} = \frac{1}{k_{31}}V_{ac3} \end{cases} \quad (14)$$

where k_{21} is the ratio between V_{dc2} and V_{dc1} (also the ratio between V_{ac2} and V_{ac1}), k_{31} is the ratio between V_{dc3} and V_{dc1} (also the ratio between V_{ac3} and V_{ac1}), and k_{32} is the ratio between V_{dc3} and V_{dc2} (also the ratio between V_{ac3} and V_{ac2}).




Fig. 3. Different three-terminal MMC based DC transformer configurations

- a Topology of F2F HVDC-DC transformer
 b Topology of HVDC-DC auto transformer

When a DC pole-to-pole fault occurs at any side of the DC network, the fault can be isolated immediately once all the converter stations are blocked. This leads to the temporary shutdown of all the terminals. After opening the AC breaker on the converter connecting to the faulty DC grid, the active power transmission between the other two healthy terminals can be resumed. Thus, no additional SMs are required to block DC fault and the total number of equivalent semiconductors for the three-terminal F2F DC transformer is given by the sum of the HBSMs of all the converter stations:

$$N_{F2F} = m(P_{1max} + P_{2max} + P_{3max}) \quad (15)$$

where P_{1max} , P_{2max} and P_{3max} are the respective maximum active power exchanges between the three DC grids.

3.2. Multi-Terminal HVDC-DC Auto Transformer

Fig. 3b presents a three-terminal HVDC-AT, which consists of five series-connected MMCs with an AC common bus to transfer energy (DC/AC/DC) among the interconnected three DC grids [24]. The series connection of MMC₁~MMC₅ produces the high DC link voltage and the sum of MMC₂~MMC₄

forms the medium DC link voltage. MMC₃ supports the low DC link voltage. Due to the symmetry characteristics of the HVDC-AT topology, the DC voltages of each MMC can be expressed as

$$\begin{cases} V_{\text{MMC}_3} = V_{\text{dc}1} \\ V_{\text{MMC}_{2,4}} = \frac{V_{\text{dc}2} - V_{\text{dc}1}}{2} \\ V_{\text{MMC}_{1,5}} = \frac{V_{\text{dc}3} - V_{\text{dc}2}}{2} \end{cases} \quad (16)$$

According to the positive direction shown in Fig. 3b, the DC currents flowing through each MMC can be derived as

$$\begin{cases} I_{\text{dc}1} = \frac{P_3}{k_{31}V_{\text{dc}1}} \\ I_{\text{dc}2} = \frac{P_2}{k_{21}V_{\text{dc}1}} + \frac{P_3}{k_{31}V_{\text{dc}1}} \\ I_{\text{dc}3} = \frac{P_1}{V_{\text{dc}1}} + \frac{P_2}{k_{21}V_{\text{dc}1}} + \frac{P_3}{k_{31}V_{\text{dc}1}} \end{cases} \quad (17)$$

where P_1 , P_2 , P_3 are the imported active power through the three DC links during normal operation, respectively.

Based on the direct power flow analysis method [24], the energy transfers through the AC links can be expressed as

$$\begin{cases} P_{\text{MMC}1} = \frac{k_{31} - k_{21}}{2k_{31}} P_3 \\ P_{\text{MMC}2} = \frac{(k_{21} - 1)(k_{31}P_2 + k_{21}P_3)}{2k_{21}k_{31}} \\ P_{\text{MMC}3} = P_1 + \frac{P_2}{k_{21}} + \frac{P_3}{k_{31}} \end{cases} \quad (18)$$

With the same modulation index, the AC link line-to-line rms voltages of MMC₁~MMC₃ are $(k_{31}-k_{21})V_{\text{ac}1}/2$, $(k_{21}-1)V_{\text{ac}1}/2$, and $V_{\text{ac}1}$, respectively. According to (17) and (18), the nominal peak arm currents of each MMC can be derived as

$$\begin{cases} i_{\text{MMC}1\text{p}} = \left| \frac{\sqrt{6V_{\text{dc}1} + 2V_{\text{ac}1}}}{6k_{31}V_{\text{dc}1}V_{\text{ac}1}} P_3 \right|_{\text{max}} \\ i_{\text{MMC}2\text{p}} = \left| \frac{\sqrt{6V_{\text{dc}1} + 2V_{\text{ac}1}}}{6k_{21}V_{\text{dc}1}V_{\text{ac}1}} P_2 + \frac{\sqrt{6V_{\text{dc}1} + 2V_{\text{ac}1}}}{6k_{31}V_{\text{dc}1}V_{\text{ac}1}} P_3 \right|_{\text{max}} \\ i_{\text{MMC}3\text{p}} = \left| \frac{\sqrt{6V_{\text{dc}1} + 2V_{\text{ac}1}}}{6V_{\text{dc}1}V_{\text{ac}1}} P_1 + \frac{\sqrt{6V_{\text{dc}1} + 2V_{\text{ac}1}}}{6k_{21}V_{\text{dc}1}V_{\text{ac}1}} P_2 + \frac{\sqrt{6V_{\text{dc}1} + 2V_{\text{ac}1}}}{6k_{31}V_{\text{dc}1}V_{\text{ac}1}} P_3 \right|_{\text{max}} \end{cases} \quad (19)$$

Considering normal operation, the total number of equivalent semiconductors for the three-terminal HVDC-AT is

$$\begin{aligned} N_{\text{AT}} &= \frac{2}{P_{\text{IGBT}}} ((k_{31} - k_{21})V_{\text{dc}1}i_{\text{MMC}1\text{p}} + (k_{21} - 1)V_{\text{dc}1}i_{\text{MMC}2\text{p}} + V_{\text{dc}1}i_{\text{MMC}3\text{p}}) \\ &= m \left(\left| \frac{k_{31} - k_{21}}{k_{31}} P_3 \right|_{\text{max}} + \left| \frac{k_{21} - 1}{k_{21}} P_2 + \frac{k_{21} - 1}{k_{31}} P_3 \right|_{\text{max}} + \left| P_1 + \frac{P_2}{k_{21}} + \frac{P_3}{k_{31}} \right|_{\text{max}} \right). \end{aligned} \quad (20)$$

When a DC pole-to-pole fault occurs at any side of the DC network, the primary task is to isolate the fault. Similar analysis method as (7) ~ (12) can be adopted considering forward and reverse blocking capability of the converter stations. With MMC₃ composed of only HBSMs, the SM configuration of each MMC can then be derived as

$$N_{\text{MMC}2,4} = \begin{cases} \left\{ \begin{array}{l} \frac{2k_{21} - 3}{4} N + \frac{1}{4} N \\ \text{HBSM} \quad \text{FBSM} \end{array} \right. & k_{21} \geq 2 \\ \left\{ \begin{array}{l} \frac{k_{21} - 1}{4} N + \frac{1}{4} N \\ \text{HBSM} \quad \text{FBSM} \end{array} \right. & k_{21} < 2 \end{cases} \quad (21)$$

$$N_{\text{MMC}1,5} = \begin{cases} \left\{ \begin{array}{l} \frac{2k_{31} - 3k_{21}}{4} N + \frac{k_{21}}{4} N \\ \text{HBSM} \quad \text{FBSM} \end{array} \right. & k_{32} \geq 2 \\ \left\{ \begin{array}{l} \frac{k_{31} - k_{21}}{4} N + \frac{k_{21}}{4} N \\ \text{HBSM} \quad \text{FBSM} \end{array} \right. & k_{32} < 2 \end{cases} \quad (22)$$

Considering fault isolation, the total number of equivalent semiconductors for the three-terminal HVDC-AT can then be derived as

$$N_{AT} = \begin{cases} \left\lceil m \left(\left| \frac{2k_{31} - k_{21}}{2k_{31}} P_3 \right|_{\max} + \left| \frac{2k_{21} - 1}{2k_{21}} P_2 + \frac{2k_{21} - 1}{2k_{31}} P_3 \right|_{\max} + \left| P_1 + \frac{P_2}{k_{21}} + \frac{P_3}{k_{31}} \right|_{\max} \right) \right\rceil & k_{32} \geq 2 \quad k_{21} \geq 2 \\ \left\lceil m \left(\left| \frac{2k_{31} - k_{21}}{2k_{31}} P_3 \right|_{\max} + \left| \frac{k_{21} + 1}{2k_{21}} P_2 + \frac{k_{21} + 1}{2k_{31}} P_3 \right|_{\max} + \left| P_1 + \frac{P_2}{k_{21}} + \frac{P_3}{k_{31}} \right|_{\max} \right) \right\rceil & k_{32} \geq 2 \quad k_{21} < 2 \\ \left\lceil m \left(\left| \frac{k_{31} + k_{21}}{2k_{31}} P_3 \right|_{\max} + \left| \frac{2k_{21} - 1}{2k_{21}} P_2 + \frac{2k_{21} - 1}{2k_{31}} P_3 \right|_{\max} + \left| P_1 + \frac{P_2}{k_{21}} + \frac{P_3}{k_{31}} \right|_{\max} \right) \right\rceil & k_{32} < 2 \quad k_{21} \geq 2 \\ \left\lceil m \left(\left| \frac{k_{31} + k_{21}}{2k_{31}} P_3 \right|_{\max} + \left| \frac{k_{21} + 1}{2k_{21}} P_2 + \frac{k_{21} + 1}{2k_{31}} P_3 \right|_{\max} + \left| P_1 + \frac{P_2}{k_{21}} + \frac{P_3}{k_{31}} \right|_{\max} \right) \right\rceil & k_{32} < 2 \quad k_{21} < 2 \end{cases} \quad (23)$$

Assuming the maximum active power exchange among the DC Grid1~3 being 500MW, 1000MW, and 1500MW respectively, the required equivalent semiconductors per arm for the three-terminal HVDC-AT under different DC voltage ratios k_{21} and k_{31} with DC fault blocking capability can be calculated using (23) and is shown in Fig. 2b. The number of equivalent semiconductors for the HVDC-AT is normalized by the number of equivalent semiconductors for the three-terminal F2F given in (15). It can be seen that at certain voltage ratio, the three-terminal HVDC-AT requires more semiconductors than the F2F. For instance, the equivalent semiconductor number for the three-terminal HVDC-AT is 1.25 times that of F2F with k_{21} and k_{31} being 1.25 and 5.76 respectively under the above power ratings.

After DC fault isolation, to maintain continuous operation of other terminals connected to the healthy DC grids, the number of required semiconductors needs to be further increased. For instance, when a DC pole-to-pole fault occurs at DC Grid1 as shown in Fig. 4a, the fault can be isolated following the blocking of all the converters with the SMs configured according to (21)~(22). To maintain continuous active power exchange between DC Grid2 and DC Grid3 after fault isolation, the DC side of MMC₃ has to be bypassed as shown in Fig. 4a and MMC_{1, 2, 4, 5} can then be restarted. However, the DC voltages of MMC_{2, 4} will increase from $(V_{dc2} - V_{dc1})/2$ to $V_{dc2}/2$. Similarly, the DC voltages of MMC_{1, 5} will change from $(V_{dc3} - V_{dc2})/2$ to $(V_{dc3} - V_{dc1})/2$ if a DC pole-to-pole fault occurs at DC Grid2 as shown in Fig. 4b. Therefore, redundant HBSMs have to be added to prevent over voltage of the healthy converters after the fault.

Based on the above analysis, with MMC₃ formed by HBSMs, the SM configuration of each MMC to maintain continuous operation after fault can then be derived as

$$\begin{cases} N_{\text{MMC}_{2,4}} = \underbrace{\frac{2k_{21}-1}{4}N}_{\text{HBSM}} + \frac{1}{4}N_{\text{FBSM}} & k_{31} \geq 2 \\ N_{\text{MMC}_{1,5}} = \underbrace{\frac{2k_{31}-k_{21}-2}{4}N}_{\text{HBSM}} + \frac{1}{4}N_{\text{FBSM}} \end{cases} \quad (24)$$

$$\begin{cases} N_{\text{MMC}_{2,4}} = \underbrace{\frac{2k_{21}-1}{4}N}_{\text{HBSM}} + \frac{1}{4}N_{\text{FBSM}} & k_{31} < 2 \\ N_{\text{MMC}_{1,5}} = \underbrace{\frac{k_{31}-k_{21}}{4}N}_{\text{HBSM}} + \frac{1}{4}N_{\text{FBSM}} \end{cases} \quad (25)$$

Different from the previous equivalent semiconductor calculation for fault isolation using the nominal peak arm current, the redundant equivalent semiconductor to keep continuous operation of the healthy side converters should be calculated using the peak arm current after fault recovery. Thus, the total equivalent semiconductor will be further increased considering continuous operation after the DC fault.

Compared with the multi-terminal F2F configuration, the AC transformers of the multi-terminal HVDC-AT also suffers DC bias voltages during normal operation, as depicted by (26):

$$\begin{cases} V_{T2\text{dcbias}} = \left(\frac{1+k_{21}}{4}\right)V_{\text{dc}1} \\ V_{T1\text{dcbias}} = \left(\frac{k_{21}+k_{31}}{4}\right)V_{\text{dc}1} \end{cases} \quad (26)$$

The DC bias voltages of the AC transformers will also change considering DC pole-to-ground fault, which may further increase the insulation cost.

To maintain continuous operation of the healthy terminals after a permanent DC pole-to-pole fault, the following procedures should be adopted for the multi-terminal HVDC-AT:

- 1) After a DC fault is detected, blocking all the converter stations to isolate the fault;
- 2) Opening the AC breaker of the faulty converter station;
- 3) Isolating the faulty DC cable or overhead line;

- 4) Connecting the backup DC line to provide a DC current path for the healthy converter stations (not necessary if the fault occurs at high voltage side DC grid) ;
- 5) Restarting the healthy converter stations.

4. Continuous Operation of Multi-Terminal HVDC-AT after Fault

To minimise the impact of a DC fault, the active power exchange between the healthy DC grids should ideally remain unchanged after fault recovery. Different from the multi-terminal F2F configuration, where the healthy converter stations can maintain the original power exchange and keep the arm current within its nominal peak value, the healthy converter stations of the multi-terminal HVDC-AT may suffer over current. Therefore, the post-fault arm current of each healthy converter is analysed in this section.

As shown in Fig.4a, when a DC pole-to-pole occurs at DC Grid1, the DC currents flowing through each MMC can be derived as

$$\begin{cases} I'_{dc1} = -\frac{P_{2max}}{k_{31}V_{dc1}} \\ I'_{dc2} = \frac{k_{31} - k_{21}}{k_{21}k_{31}} \frac{P_{2max}}{V_{dc1}} \end{cases} \quad (27)$$

where P_{1max} , P_{2max} and P_{3max} are the maximum active power exported from DC Grid1~3 respectively and for this illustration it assumes $P_{1max} < P_{2max} < P_{3max}$. Based on (27), the active power flowing through the AC link is expressed as

$$P'_{MMC1} = -P'_{MMC2} = -\frac{k_{31} - k_{21}}{2k_{31}} P_{2max} \quad (28)$$




Fig. 4. Continuous operation after DC pole-to-pole fault
a Continuous operation after DC pole-to-pole fault on DC Grid1
b Continuous operation after DC pole-to-pole fault on DC Grid2
c Continuous operation after DC pole-to-pole fault on DC Grid3

From (27) and (28), the peak arm currents of each MMC after fault recovery can be derived as

$$\begin{cases} i'_{MMC1p} = \frac{\sqrt{6}V_{dc1} + 2V_{ac1}}{6k_{31}V_{dc1}V_{ac1}} P_{2max} \\ i'_{MMC2p} = \frac{(k_{31} - k_{21})(\sqrt{6}k_{21}V_{dc1} + 2(k_{21} - 1)V_{ac1})}{6k_{21}(k_{21} - 1)k_{31}V_{dc1}V_{ac1}} P_{2max} \end{cases} \quad (29)$$

Similar analysis can be adopted when fault occurs at DC Grid2 and DC Grid3 shown in Figs. 4b and 4c, respectively. The peak arm currents of each MMC after fault recovery are

$$\begin{cases} i'_{MMC1p} = \frac{\sqrt{6}(k_{31} - 1)V_{dc1} + 2(k_{31} - k_{21})V_{ac1}}{6k_{31}(k_{31} - k_{21})V_{dc1}V_{ac1}} P_{1max} \\ i'_{MMC3p} = \frac{(k_{31} - 1)(\sqrt{6}V_{dc1} + 2V_{ac1})}{6k_{31}V_{dc1}V_{ac1}} P_{1max} \end{cases} \quad (30)$$

$$\begin{cases} i'_{MMC2p} = \frac{\sqrt{6}V_{dc1} + 2V_{ac1}}{6k_{21}V_{dc1}V_{ac1}} P_{1max} \\ i'_{MMC3p} = \frac{(k_{21} - 1)(\sqrt{6}V_{dc1} + 2V_{ac1})}{6k_{21}V_{dc1}V_{ac1}} P_{1max} \end{cases} \quad (31)$$

Table 1 Nominal parameters of the three-terminal HVDC-AT

Component	Value
SM nominal voltage	2kV
Number of SMs (MMC _{1,5})	60 FBSMs, 70 (40) HBSMs
Number of SMs (MMC _{2,4})	40 FBSMs, 20 (60) HBSMs
Number of SMs (MMC ₃)	160 HBSMs
V_{dc1}/V_{ac1}	320kV/160kV
V_{dc2}/V_{ac2}	480kV/40kV
V_{dc3}/V_{ac3}	1000kV/130kV
$P_{1max}/P_{2max}/P_{3max}$	500MW/1000MW/1500MW

The three-terminal DC test system shown in Fig.5 is used as an example and its parameters are listed in Table 1. Considering fault isolation and continuous operation after fault, the SM configuration of each MMC can be calculated based on (21) ~ (22) and (24) ~ (25). Assuming P_{IGBT} equals 2.4MW (2000V/1200A), the total equivalent semiconductors for the three-terminal HVDC-AT and F2F are calculated as 2358 using (23) and 2875 using (15) respectively, indicating a 22% reduction for the HVDC-AT compared to F2F.




Fig. 5. Three-terminal DC test system

The capacity and peak arm current of each converter station after fault recovery are in Table 2 based on the previous analysis. As a comparison, the nominal capacity and peak arm current have also been calculated.

Table 2 Capacities and peak arm currents for the three-terminal HVDC-AT considering continuous operation after fault

$P_{\text{MMC}_{1,5}}$	$P_{\text{MMC}_{2,4}}$	P_{MMC_3}	$i_{\text{MMC}_{1,5p}}$	$i_{\text{MMC}_{2,4p}}$	$i_{\text{MMC}_{3p}}$
390MW	126.7MW	686.7MW	1.72kA	1.82kA	2.47kA
$P'_{\text{MMC}_{1,5}}$	$P'_{\text{MMC}_{2,4}}$	P'_{MMC_3}	$i'_{\text{MMC}_{1,5p}}$	$i'_{\text{MMC}_{2,4p}}$	$i'_{\text{MMC}_{3p}}$
260MW	<u>260MW</u>	-	1.15kA	<u>3.01kA</u>	-
170MW	-	340MW	0.70kA	-	1.22kA
-	83.3MW	166.7MW	-	1.20kA	0.60kA

As can be seen in Table 2, if a 1000MW active power exchange is maintained between DC Grid2 and DC Grid3 when a DC pole-to-pole fault occurs at DC Grid1, both MMC₂ and MMC₄ will be exposed to over current risk. The maximum active power exchange is derived according to (29) as 603MW (with peak arm current of MMC_{1,5} and MMC_{2,4} being 0.69kA and 1.82kA respectively). This implies that to maintain continuous operation of the multi-terminal HVDC-AT after fault, the active power exchange between the healthy DC grids might have to be reduced considering arm current limitation. In addition, to ensure maximum power exchange between the healthy grids, the capacity of the internal AC transformer for MMC_{2,4} need to be increased from 126.7MW to 157MW, which may further increase the cost.

5. Simulation Results

To verify the SM configuration analysis and fault recovery of the multi-terminal HVDC-AT, the three-terminal DC test system shown in Fig. 5 is simulated using PSCAD/EMTDC. Average model is adopted for MMC₁~MMC₅ to accelerate the simulation speed [22], where the arms of each converter are modelled as controlled voltage sources formed by the FBSMs and HBSMs. The adopted average model can accurately represent the MMC behaviour under various operating conditions, including a pole-to-pole DC fault [22]. Each SM is rated at 2kV, the DC link voltages are 320kV, 480kV and 1000kV respectively. The AC bus of the HVDC-AT is controlled by MMC₁ at 160kV (line-to-line rms voltage), with a frequency of 50Hz. With only forward and reverse DC fault isolation considered, MMC_{1,5} are consisted of 60 FBSMs and 70 HBSMs, MMC_{2,4} are consisted of 40 FBSMs and 20 HBSMs, and MMC₃ is consisted of 160 HBSMs. When fault recovery is further considered to ensure continuous power exchange between

the healthy DC grids, 40 and 60 redundant HBSMs need to be added to MMC_{1, 5} and MMC_{2, 4}, respectively. During normal operation, 500MW and 1000MW active power are imported from DC Grid1 and DC Grid2 to DC Grid3, respectively.




Fig. 6. Simulation results for three-terminal HVDC-AT under low voltage level DC pole-to-pole fault

- a DC currents and active power of each converter DC and AC links
- b Healthy converter total FBSMs and HBSMs capacitance voltages
- c Healthy converter AC voltages
- d Healthy converter arm currents

Fig.6 shows the simulation results of the three-terminal HVDC-AT during normal operation, DC fault isolation and continuous operation. As illustrated in Fig. 6, a permanent DC pole-to-pole fault is applied at the MMC₃ DC terminal at 2s. After detecting the DC fault, all the IGBTs in the HVDC-AT are

blocked and the DC currents of each terminal quickly drop to zero. Then the fault line is isolated and the backup line is connected to provide additional current path. After fault isolation, the redundant 60 HBSMs in MMC₂ are activated along with the original 40 FBSMs and 20 HBSMs to avoid over voltage, as shown in Fig. 6b. A ramp signal for the AC voltage reference is provided and the AC-link voltage is built up smoothly to 1 p.u. from 2.1s to 2.2s. MMC_{2,4,5} resume power transfer from 2.2s by increasing their active power reference to 156MW within 0.3s, and the maximum active power transfer between DC Grid2 and DC Grid3 after fault recovery decreases from 1000MW to 603MW due to the arm current limit of MMC_{2,4} (1.82kA). The DC bias voltages of MMC_{2,4} decrease from ± 200 kV to ± 120 kV, and the peak arm current of MMC₁ and MMC₂ after fault recovery are 0.69kA and 1.82kA, respectively, which match the previous analysis using (29).




Fig. 7. Simulation results for three-terminal HVDC-AT under medium voltage level DC pole-to-pole fault

- a DC currents and active power of each converter DC and AC links
- b Healthy converter total FBSMs and HBSMs capacitance voltages
- c Healthy converter AC voltages
- d Healthy converter arm currents

Fig.7 shows the simulation results for the three-terminal HVDC-AT when a permanent DC pole-to-pole fault is initiated at DC Grid2. After fault isolation, the redundant 40 HBSMs of MMC₁ are activated to avoid over voltage. The DC bias voltages of MMC_{1,5} decrease from ± 370 kV to ± 330 kV and the active power transfer between DC Grid1 and DC Grid3 remains at 500 MW. The arm currents of MMC₁ and MMC₃ after fault recovery also match well with previous analysis and are all within the range of nominal peak arm current.




Fig. 8. Simulation results for three-terminal HVDC-AT under high voltage level DC pole-to-pole fault

- a DC currents and active power of each converter DC and AC links
- b Healthy converter total FBSMs and HBSMs capacitance voltages
- c Healthy converter AC voltages
- d Healthy converter arm currents

Fig.8 shows the simulation results for the three-terminal HVDC-AT when a permanent DC pole-to-pole fault is applied at DC Grid3. After fault isolation, the AC link voltage control can be switched to healthy converters, e.g. MMC₂, and the active power transfer between DC Grid1 and DC Grid2 can still remain unchanged (500MW).

6. Conclusions

Considering arm current difference, the total number of equivalent semiconductors for the two-terminal and multi-terminal HVDC-ATs with DC fault blocking capability has been studied and compared

with the F2F configuration in this paper. The results show that two-terminal HVDC-AT allows for significant semiconductor savings compared to the F2F for any DC voltage ratio. For multi-terminal systems, the required semiconductors for the two configurations depend on their power ratings and the voltage ratios of the connecting DC grids. Meanwhile, based on the SM configuration analysis, a full operation process for the multi-terminal HVDC-AT considering DC fault has been presented, including normal operation, fault isolation and continuous operation of the healthy converters after fault. The active power exchange among the healthy DC grids may have to be reduced due to the converter arm current limit. Simulation results validate the analysis and demonstrate the effectiveness of the presented SM configuration and the fault recovery scheme of the multi-terminal HVDC-AT.

7. Acknowledgments

Mr. Zhiwen Suo would like to thank the Chinese Scholarship Council (CSC) for partially sponsoring his Ph.D. study in University of Strathclyde, Glasgow, U.K.

8. References

- [1] C. B.-W. Group, "HVDC grid feasibility study," Paris, France: Int. Council Large Electr. Syst., Apr. 2013.
- [2] L. Xu and L. Z. Yao, "DC voltage control and power dispatch of a multi-terminal HVDC system for integrating large offshore wind farms," IET renewable power generation, vol. 5, pp. 223-233, 2011.
- [3] M. Callavik, F. Schettler, and M. Debry, "Roadmap to the supergrid technologies," update report, June 2014.
- [4] W. Chen, X. Ruan, H. Yan, and C. K. Tse, "DC/DC Conversion Systems Consisting of Multiple Converter Modules: Stability, Control, and Experimental Verifications," IEEE Trans. Power Electron., vol. 24, pp. 1463-1474, 2009.
- [5] P. Zumel, L. Ortega, A. Lazaro, C. Fernandez, A. Barrado, A. Rodriguez, et al., "Modular dual active bridge converter architecture," IEEE Trans. Ind. Appl., vol. 52, pp. 2444-2455, 2016.
- [6] S. P. Engel, M. Stieneker, N. Soltau, S. Rabiee, H. Stagge, and R. W. D. Doncker, "Comparison of the Modular Multilevel DC Converter and the Dual-Active Bridge Converter for Power Conversion in HVDC and MVDC Grids," IEEE Trans. Power Electron., vol. 30, pp. 124-137, 2015.
- [7] G. P. Adam, I. A. Gowaid, S. J. Finney, D. Holliday, and B. W. Williams, "Review of dc-dc converters for multi-terminal HVDC transmission networks," IET Power Electronics, vol. 9, pp. 281-296, 2016.

- [8] D. Jovcic and B. T. Ooi, "Theoretical aspects of fault isolation on high-power direct current lines using resonant direct current/direct current converters," *IET Gener. Transm. Distrib.*, vol. 5, pp. 153-160, 2011.
- [9] D. Jovcic, "Bidirectional, High-Power DC Transformer," *IEEE Trans. Power Del.*, vol. 24, pp. 2276-2283, 2009.
- [10] J. Yang, Z. He, H. Pang, and G. Tang, "The Hybrid-Cascaded DC-DC Converters Suitable for HVdc Applications," *IEEE Trans. Power Electron.*, vol. 30, pp. 5358-5363, 2015.
- [11] R. Marquardt, "Modular multilevel converter: an universal concept for HVDC-networks and extended DC-bus-applications," in *Proc. Int. Power Electron. Conf.*, 2010, pp. 502-507.
- [12] A. Nami, J. Liang, F. Dijkhuizen, and G. D. Demetriades, "Modular Multilevel Converters for HVDC Applications: Review on Converter Cells and Functionalities," *IEEE Trans. Power Electron.*, vol. 30, pp. 18-36, 2015.
- [13] S. Kenzelmann, A. Rufer, D. Dujic, F. Canales, and Y. R. D. Novaes, "Isolated DC/DC structure based on modular multilevel converter," *IEEE Trans. Power Electron.*, vol. 30, pp. 89-98, 2015.
- [14] I. A. Gowaid, G. P. Adam, A. M. Massoud, S. Ahmed, D. Holliday, and B. W. Williams, "Quasi two-level operation of modular multilevel converter for use in a high-power DC transformer with DC fault isolation capability," *IEEE Trans. Power Electron.*, vol. 30, pp. 108-123, 2015.
- [15] T. Luth, M. M. C. Merlin, T. C. Green, F. Hassan, and C. D. Barker, "High-frequency operation of a DC/AC/DC system for HVDC applications," *IEEE Trans. Power Electron.*, vol. 29, pp. 4107-4115, 2014.
- [16] G. J. Kish, M. Ranjram, and P. W. Lehn, "A modular multilevel DC/DC converter with fault blocking capability for HVDC interconnects," *IEEE Trans. Power Electron.*, vol. 30, pp. 148-162, 2015.
- [17] J. A. Ferreira, "The Multilevel Modular DC Converter," *IEEE Trans. Power Electron.*, vol. 28, pp. 4460-4465, 2013.
- [18] A. Schon and M. Bakran, "A new HVDC-DC converter with inherent fault clearing capability," in *Proc. 15th Eur. Conf. Power Electron. Appl.*, 2013, pp. 1-10.
- [19] A. Schon and M. Bakran, "High power HVDC-DC converters for the interconnection of HVDC lines with different line topologies," in *IEEE ECCE-Asia ICPE conference*, 2014, pp. 3255-3262.
- [20] A. Schon and M. Bakran, "Average loss calculation and efficiency of the new HVDC auto transformer," in *IEEE ECCE-EPE conference*, 2014, pp. 1-10.
- [21] W. Lin, "DC-DC Autotransformer With Bidirectional DC Fault Isolating Capability," *IEEE Trans. Power Electron.*, vol. 31, pp. 5400-5410, 2016.
- [22] R. Zeng, L. Xu, and L. Z. Yao, "DC/DC converters based on hybrid MMC for HVDC grid interconnection," in *proc. 11th IET AC/DC Power Trans. Conf.*, Feb. 2015.
- [23] D. Jovcic and W. Lin, "Multiport High-Power LCL DC Hub for Use in DC Transmission Grids," *IEEE Trans. Power Del.*, vol. 29, pp. 760-768, 2014.
- [24] W. Lin, J. Wen, and S. Cheng, "Multiport DC-DC Autotransformer for Interconnecting Multiple High-Voltage DC Systems at Low Cost," *IEEE Trans. Power Electron.*, vol. 30, pp. 6648-6660, 2015.