IMPERIAL COLLEGE OF SCIENCE AND TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING

IMPLEMENTATION OF A POWER SYSTEM DISTANCE RELAY USING MICROPROCESSORS

ΒY

LOUKAS PETROU

Dipl. Elec. Eng., M.Sc.

Thesis submitted for the Degree of Doctor of Philosophy in the Faculty of Engineering.

ABSTRACT

Using digital techniques for power system protection tasks has many advantages in terms of reliability, flexibility and better response matched to the conditions in the power network. Distance protection is one of the most important functions employed for transmission lines. Existing digital techniques employ a minicomputer for this purpose. Such implementation is helpful for testing different methods and studying the processing requirements, but its application in a power systems network is impractical for economic and technical reasons.

The purpose of this thesis is to implement a distance relay, which performs all the operations accomplished by existing distance relays, but with a dedicated digital microprocessor.

To achieve fast response, good stability, reliability and flexibility a careful and simple design of both, the hardware and software is required. From the hardware point of view the unit is divided into the data acquisition interface and the protection processor. The processor is composed of bit-slice, bipolar microchips with 16-bit integer arithmetic.

The software development is divided into two areas. Firstly the generation of an appropriate instruction set for the distance application and secondly the use of an algorithm which can cope with transient conditions occuring after a fault. The algorithm employed solves the differential equations of the protected line, considered as a simple R,L series circuit.

In addition the relay performs some other functions to ensure stability, discrimination and high availability. Some of them can be met in existing relays, while others are new features introduced by the modular design and programmability of the unit. ΣΤΟΥΣ ΓΟΝΕΙΣ ΜΟΥ

To my parents

ACKNOWLEDGEMENTS

The work in this thesis was carried out under the supervision of Dr. B. J. Cory, B. Sc. (Eng.), D.Sc., ACGI, C. Eng. FIEE, Reader in Electrical Engineering, Imperial College of Science and Technology, London. I wish to thank Dr. Cory for his helpful guidance, constant encouragement and keen interest during the preparation and completion of this project.

I would like also to thank my colleagues in the Power Systems Laboratory. I am particularly indepted to Dr. E. Horne for his valuable assistance in both the technical and other aspects of the project, and to Mr. F. C. Chan, Dr. C. B. Giles and Mr. S. A. Pavlides for their constructive discussions.

The equipment and constructional facilities supplied by G. E. C. Ltd. are greatly appreciated.

TABLE OF CONTENTS

Chapter 1	Introduction.			
	1.1	Power System relays.	1	
	1.2	Distance relays.	1	
	1.3	Advantages of digital protection.	5	
	1.4	Disadvantages of digital protection.	9	
	1.5	Organisation of the thesis.	10	
Chapter 2	Dista	ance protection.		
	2.1	Present practice in distance relaying	14	
		2.1.1 Discrimination.	19	
		2.1.2 Classification of distance		
		relays.	20	
		2.1.3 Distance schemes.	23	
	2.2	Digital distance protection.	27	
	2.3	The dedicated digital distance relay.	33	
		2.3.1 The data acquisition unit.	34	
		2.3.2 The distance protection		
		processor.	34	
Chapter 3	Hardy	ware description of the dedicated		
	digi	tal relay.		
	3.1	Introduction.	37	
	3.2	The data acquisition unit (DAU).	37	
		3.2.1 The analogue data channel.	41	
		3.2.2 The digital data channel.	43	

.

	3.2.3	The data output buffer.	44
-	3.2.4	The phase-locked sampling clock.	44
	3.2.5	The DAU controller.	45
3.3	The pro	otection processor (PP).	45
	3.3.1	The ALU	46
	3.3.2	The data buses connected to	
		the ALU.	49
	3 . 3 .3	The control section.	50
	3.3.4	The main memory section.	57
	3.3.5	The data and constant store.	58
	3.3.6	The bit test masking memory.	62
	3.3.7	The data input port.	62
	3 .3. 8	Circuit breaker control.	63
	3.3.9	The data output port to the	
		monitoring computer.	64
	3.3.10	The clock generator.	64
3.4	The ins	struction set.	65
	3.4.1	Instruction format.	65
	3.4.2	Microcoding of the instructions.	67
	3.4.3	The basic instruction set.	69
	3.4.4	The extended instruction set.	70
3•5	Develo	pment and testing support.	75
	3.5.1	Development aids at the	
		micro-level.	76
	3.5.2	Development aids at the	
		macro-level.	78
	3.5.3	Aids needed for field service.	79

Chapter 4 Distance algorithms.

4.1	Introduction.			
	4.1.1 The d.c.exponential component.	83		
	4.1.2 High-frequency harmonics.	85		
4.2	Types of distance algorithms.	87		
	4.2.1 The V=IZ method.	87		
	4.2.2 The differential equation method	. 90		
	4.2.3 Curve fitting methods.	92		
	4.2.4 Travelling wave method.	93		
	4.2.5 Simulation of analogue relays.	94		
4.3	Criteria for the choice of an algorithm	L		
	resident in microprocessor.	94		
4.4	The distance algorithms programmed in			
	the dedicated microprocessor.	9 7		
	4.4.1 The filtering process.	9 7		
	4.4.2 Mathematical basis of algorithm.	105		
	4.4.3 Response of the algorithms.	110		

Chapter 5 Program configuration.

5.1	Introduction.	119
5.2	Configuration of the main program.	120
5.3	Auxiliary subroutines.	123
5.4	The impedance calculation	123
	5.4.1 The zone selection.	132
	5.4.2 The relay settings.	135
5.5	Close-up faults	137
	5.5.1 Close-up detection	138

			5.5.2 The voltage update routines.	140
			5.5.3 The impedance calculation for	
			close-up faults.	141
			5.5.4 Switch-on-fault. (SOF)	141
		5.6	Out-of-step blocking.	144
		5.7	Active and reactive power measurement.	146
		5.8	The post-fault routine.	147
		5.9	The report program.	153
		5.10	Autoreclosing.	158
		5.11	The self-test monitoring program.	159
		5.12	The graphics routine.	160
Chapter	6	Exper	vimental results.	
		6.1	Introduction.	162
		6.2	The relay performance under different	
			types of fault.	165
		6.3	Close-up faults.	176
		6.4	Performance of the relay with	
			varying fault positions.	181
		6.5	Conclusions.	181
Chapter	7	Concl	usions	
		7.1	General conclusions.	184
		7.2	Original contributions.	187
		7.3	Further research.	188

.

References.

.

•

191

Appendix	1.	The dat	a acquisition unit.	200
Appendix	2	The pro	otection processor.	221
Appendix	3	The ins	struction set.	238
		A3.1	The basic instruction set.	240
		A3.2	The extended instruction set.	263
Appendix	4	Off- li	ine support.	
		A4.1	Software support.	278
		A4. 2	PROM programmers.	281
		A4.3	PROM simulators.	284
Appendix	5	The tes	st rig.	
		A5.1	The transmission line model.	285
		A5.2	Filter and amplifier design.	287
		A5.3	The rig-relay connections.	287
Appendix	6	The pro	ogram listings.	289
		A6.1	Listings of low page for the	
			sample and midpoint algorithm.	290
		A6.2	Listings of the high page (common	
			to both formulas).	302
		A6.3	Listings of the low page (the	
			midpoints formula).	314
		A6.4	Contents of the data store	323
		A6.5	Table of the mnemonics.	328
		A6.6	Contents of the constant store.	3 33

•

.

CHAPTER 1

INTRODUCTION

1.1. Power systems relays

The role of relays in power systems is to detect any abnormal operating condition and either to initiate a trip command to the associated circuit breakers to isolate the faulty part or to inhibit a switch closure which might cause maloperation. Many different types of relays are available, which individually protect against different risks. The combination of relays is known as a protective system.

The main characteristics of a relay are:

i) an assurance of operation in the event of a fault in the protected zone of the primary system.

ii) to remain inert to all normal load conditions and external disturbances.

iii) to detect the fault, in the shortest possible time, such that loss of synchronism is avoided.

All the above requirements are met by employing reliable protection equipment and by a careful and suitable protection scheme design for a specific part of a power system.

1.2. <u>Distance relays</u>

One of the main tasks in protection is that of feeder protection i. e. overhead lines or cables. The

most popular form of high voltage overhead line protection is that of employing a distance relay. These relays measure the impedance or reactance of a line, which is assumed proportional to the distance between the relaying point and the fault.

Distance relays provide high speed fault detection for front line or main system protection and back-up facilities in a single scheme and overcome the need of pilot lines.

A simple illustration of the distance relay principle is given in fig. 1.1. The relay is supplied with two inputs, namely voltage (V) and current (I) at the relaying point. It then takes a decision based on a comparison of the voltage and the quantity I Z $_{\rm L}$, where Z $_{\rm L}$ is the setting of the relay. It sends a trip command on the condition V I Z $_{\rm L}$ i. e. for measurement of an impedance from the relaying point to the fault point less than Z $_{\rm L}$.

For many years electromechanical techniques have been used to construct relays, but as the complexity of power systems has increased, the need for a relay of higher performance with more sophisticated characteristics became apparent. The progress in Semiconductors has made possible the construction of analogue relays. Therefore static- analogue electronic- relays, in many cases, have replaced the electromechanical ones^{1,2}.



(Ь)

Fig. 1.1 Principle of the impedance distance measurement

- (a) System schematic
- (b) Relay trip zone

 $E_{g} = E.M.F.$

- Z_s = Source impedance
- Z_L = Line impedance (setting of the relay)
- CT = Current transformer
- VT = Voltage transformer
- CB = Circuit breaker

It has been shown by experience, that by choosing high- reliability components and by careful design, these static relays are superior to the electromechanical ones³. On the other hand, by employing analogue devices, some disadvantages are introduced, as have been discussed by Horne⁴.

Briefly these are:

i) Initial and long term accuracy is unpredictable because of the offsets and gain adjustments of analogue elements.

ii) To ensure a reliable analogue relay, components of close tolerance have to be used, which increases the cost of the unit. However the reliability of an analogue functional unit can be calculated beforehand, as opposed to that of the electromagnetic designs.

iii) They offer poor flexibility, in cases where characteristic modification is necessary as the primary system changes.

iv) A basic problem in protection is to detect a failure of the relay unit early enough. Generally a failed component, in a static or electromechanical relay becomes apparent only after a primary fault occurs or during manual testing.

v) A short repair time is important. Usually the maintenance of analogue devices, with possible readjustment takes time.

Therefore the next step was to apply digital techniques for the protection task. The study of such systems started in the late 1960's. A digital device with its programmability can cope with greater performance and flexibility to solve protection problems. In the next sections, a discussion is given of the advantages and disadvantages of digital protection.

1.3. Advantages of digital protection

Some of the following advantages are common to all digital devices, others are dependent on the scheme applied. These are:

i) Greater flexibility.

By employing a suitable processor, which satisfies the protection requirements, the hardware is fixed for all the relaying applications. By calling different programs, different protection and control options can be accomplished. But the most striking attraction of a programmed device is that alterations or additions to the protection scheme can be done easily, without costly rewiring or hardware replacement.

ii) Enhanced reliability

A secure and stable operation of the protection apparatus depends on its reliability. Two kinds of reliability have to be achieved⁵. Firstly a high design reliability is necessary. It includes the design of the specific apparatus and the correct selection of the different

equipments to complete the protection system. Secondly a high technical reliability has to be ensured, which depends on the quality of the manufacturing process.

Digital equipment can improve both of them, by the inherent good reliability of the digital devices and by suitable software design.

The hardware reliability enhancement, stems from the following facts: i) Advances in the semiconductor manufacturing process, have improved the reliability of the digital integrated circuits (ICs) by a factor of 100 in the past 10 years⁶. ii) The failure rate of a digital device is lower than that of a linear one. iii) In a digital circuit, the use of passive components is reduced. Those components are prone to failure due to aging, therefore the reliability of the whole unit is increased. iv) If a semiconductor device has a deficiency due to the manufacturing process, then that should be detected during its commissioning period. v) The use of LSI components, leads to fewer interconnections, hence reducing one main source of failure in electronic circuits.

A digital processor is a dynamic device, because it is programmable. By employing software techniques we can cater for missing or erroneous data. Work has been published on this topic concerned with the input data

validation⁷. On the other hand the unit will be more reliable, if the software is as simple as possible.

Finally, because of the monitoring capability of the digital scheme, a failure of any apparatus in the protection network, can produce an alarm immediately for operator attention.

iii) Greater accuracy

In static relays, accuracy can be impaired by the drifting of analogue devices. Besides this fact, that some parts of the digital scheme, i.e. the interface, is still analogue, the accuracy can still be improved by using a processor of suitable word length with a proper type of number representation and with a powerful instruction set.

iv) Adaptive capability

By altering the software, the relay can be programmed such that to adjust its characteristic, according to some criteria, for example load conditions. Therefore more sophisticated responses can be fulfilled.

v) Modular construction

This benefit, does not affect directly the user. From the manufacturer's point of view, it is a great advantage to construct a single piece of apparatus, which can be applied for many applications. Changes of the protection scheme, such that to satisfy the customer's specifications, can be easily done. The assembly

process is simplified by using a limited number of components. The maintenance is becoming easier, with the use of LSI devices, and by the fact that recalibration is not necessary as with analogue equipment. At the same time, the availability of the unit is increased by reduction in the repair time.

vi) Response time

Detection times comparable with those for static relays can be achieved. Reduction of the operating time depends on factors, such as the speed and the processing power of the digital processor and the algorithm employed to fulfill the protection scheme.

vii) Reduced burden on current transformers(c.t's). A c.t. must maintain its ratio, over a wide range of conditions. This ability depends on the impedance of the relay and the resistance of the leads. In the interest of the c.t. cost and space requirements, the relay power should be kept to a minimum. A digital scheme can fulfill this requirement because very little power is necessary on the input to the A/D circuits.

viii) Monitoring capability

In a complete digital protection scheme, depending on the hierarchical levels, a monitoring of all front-line relays is possible. Such monitoring can produce a full report during a fault, measurement of active and reactive power flows, or even a plot of the measured quantities.

This ability simplifies the installation and the testing of the relay.

All those arguments give a more reliable system, with high availability.

The economic benefits, in terms of capital expenditure are still not clear, caused partly by the fact that hardware costs are declining and partly on the software complexity involved in the specific application. A complex program will need skilfull programmers, which is going to increase the development cost. That depends on the type of programming language applied, the protection scheme employed and on the expected number of sales of a specific unit.

1.4. Disadvantages of digital protection

Besides the many advantages that can be gained by using a digital protection configuration, some disadvantages are introduced. These are:

i) Conversion to digital form is required for all the analogue measurements, with the input signals taken from conventional c.t's and v.t's. This increases the complexity of the unit and its cost.

ii) Interference problems

The digital relay, working in the substation environment needs to be carefully designed and installed, to avoid electromagnetic interference.

The origin of such noise is a result of sudden change in the circuit quantities caused by switching of circuit breakers

and isolators by lightning strikes or by insulation breakdown. Methods to reduce this interference on the relay are described by various authors^{8,9}.

iii) Training of personnel.

By introducing equipment of another technology, a retraining of personnel in its use and service becomes essential.

iv) Testing under all possible conditions. To test the relay as an integral unit i.e. hardware and software together, becomes a difficult task. This is because an almost infinite number of combinations of tests parameters, from possible signal and clock levels, timing conditions, program patterns, power supplies voltages and operating conditions needs, to be taken into account¹⁰.

1.5. Organisation of the Thesis

This thesis describes the design, construction and operation of a dedicated digital power systems distance relay.

Chapter 2 gives a brief description of a distance relay and reviews the characteristics of different protection schemes. It discusses the possible digital computer configurations. It examines the requirements for a dedicated digital distance relay in conjunction with the existing processing techniques.

Chapter 3 gives a brief description of the

data aquisition unit and its requirements from the line protection point of view. The processor structure in terms of hardware and software is discussed. In this chapter the development aids and the testing facilities necessary for the construction and the testing of the relay are presented. In appendices the hardware and software implementations of this apparatus are given in more detail.

Chapter 4 deals with the distance algorithms. It explains what a distance program has to accomplish, and gives the available types. Then the algorithm chosen, along with the filtering process are discussed and a modified algorithm is presented.

Chapter 5 discusses the organisation of the distance program, in terms of the starting fault elements, and the trip decisions. The additional features of the relay, as the print-out report facilities, the active and reactive power measurement and others are given.

In chapter 6, the performance of the relay and the tests carried out, are reported and the results discussed.

The conclusions are presented in chapter 7.

The original contributions contained in this thesis are claimed as:

1. The selection of a digital line protection scheme, which combines fast response, reliability and flexibility at reasonable cost.

2. The modifications and expansion in the hardware and software design of a special purpose high-speed dedicated microprogrammed microprocessor to match the requirements of a distance algorithm.

3. The modification of an existing algorithm, to achieve a faster response.

4. A complete digital distance relay has been constructed working in real time, which operates in less than 20 ms using 16-bit integer arithmetic with no hardware multipliers. The relay can detect all possible types of internal faults occuring on a protected transmission line. It is of the three- zone stepped type and monitors continuously all six primary fault impedances, hence eliminating the need of a starting technique.

5. In addition to protection, it fulfills all desirable tasks which can be expected of an industrially produced relay (reference 11).

These are:

a) close-up directional discrimination

- b) switch-on-fault
- c) out-of-step blocking

d) autoreclose

6. Besides the above facilities, it provides:

÷

a) Full fault report, in the monitoring computer, which can be of considerable assistance in system operation.

b) A simple self-test monitoring, which can improve the reliability of the whole protection system and its availability.

c) Measurement of active and reactive power in the transmission line, at any instant.

.

ł

CHAPTER 2

DISTANCE PROTECTION

2.1. Present practice in distance relaying

The first application of distance relays was in early 1930's¹² based on the electromagnetic operating principle.

A simple form of a typical electromagnetic relay is shown in fig. 2.1. A rectifier - bridge current comparator is used, to compare V and I. Two alternating input- currents are applied to the comparator, i.e. the operating current $I_0=K_2I$, and the restraining current $I_R = K_1V$, where V,I are measured at the relaying point. The output of the comparator is applied to a sensitive d.c. polarized relay of the moving- coil type(fig.2.1b). The rectified currents, circulate round the interconnecting leads when the a.c. input signals are equal, therefore the coil is de-energised. If one of the inputs is increased with reference to the other, then the difference current will flow in the relay. Depending on the input, the relay will operate, if $I_0>I_R$ or will restrain if $I_0<I_R$.

Other types of electromechanical relays exist, which use different principle, for example the induction disc and the induction cup¹.

١

Many duties performed by electromechanical relays have now been undertaken by static devices.





- Fig. 2.1 A schematic diagram of an impedance distance relay
 - (a) The rectifier-bridge comparator and its connections with the C.t. and V.t.
 - (b) The moving coil relay

Their lack of moving parts improves the operating time. In addition other impedance characteristics can be obtained, which can cope with different power system configurations and types of faults.

For example, the implementation of the mho relay (discussed later in this chapter) by using linear integrated circuits is indicated in fig. 2.2¹. The polarity detectors determine the zero crossings of the a.c. inputs to be compared, i.e. they produce a square wave of the same frequency as the a.c. input. The coincidence detector provides a rectangular wareform having a negative level for both, positive and negative coincidence, and a positive level for non- coincidence. Therefore the shape of this wareform depends on the phase relationship of the inputs. The integrator is charged and discharged according to the duration of the positive and negative output of the coincidence detector. When this output stays more in the positive level than in the negative, the integrator output is increased, which finally becomes greater than the specified operate level. Then the level detector is energized, and a trip command is generated. The three possible operating conditions of this circuit are indicated in fig. 2.2b, c, d.

The ideal distance relay measures the impedance from the measurement point up to the fault point. But





(a) Block diagram

6A

- (b) Boundary condition
- (c) Operate condition
- (d) Restrain condition

the circuit impedance can be affected by the fault arc resistance, the system load and other conditions external to the section being protected. A systematic analysis of the response of distance relays, under different operating conditions is given by Lewis and Tippett¹³.

In the next section are presented the discrimination techniques used, the classification of distance relays and the distance schemes applied.

2.1.1. Discrimination

A distance relay should protect against faults only on its own feeder, but because of measurement errors in the current and voltage transformers, the relay tolerances and the changing operating conditions, the relay cannot cover the whole line with the specified accuracy. Therefore it is usually set to protect up to about 85% of the feeder length, denoted by zone 1 in fig. 2.3. The rest of the feeder is protected by zone 2, but this also covers part of the following feeder, hence providing back-up protection for this part. In fig. 2.3 to discriminate relay A from relay C, a time-lag is necessary between the issuing of a trip signal for zone 1 and for zone 2. This time-lag depends on the operating times of the relays and of the corresponding circuit breakers. Finally to complete the back-up for feeder CD and to include part of EF, zone 3 is used, which

operates after a further time-lag. This stepped distance/ time characteristic is that most commonly used.

The relay normally incorporates a directional unit, so that the above characteristic is valid only for faults in front of the relaying point.

2.1.2. Classification of distance relays

Relays are classified according to their threshold characteristics on a polar diagram which distinguishes between healthy and faulty conditions within each zone.

The right choice of characteristic depends on the types of faults, the fault arc resistance, the length of the line and the susceptibility to power swings.

In fig. 2.4 AB is the feeder impedance representation on the R-X plane, representing an ideal characteristic, while AP₁ is the " reach " of zone 1. Taking into account the fault arc resistance, the relay should operate only for those faults inside the shaded area. Also shown in fig. 2.4, are the tripping areas for zones 2 and 3.

Figure 2.5 shows some basic distance relay characteristics ¹⁴.

The impedance characteristic is the simplest and consists of a circle with centre at the origin. Tripping occurs in the shaded area, if a directional element is employed. Such a unit is necessary, because the relay can operate below a certain impedance threshold, which is independent of the phase angle between voltage



Fig 2.3 Time/distance characteristic for a three-stage distance relay (for clarity, the characteristics of A,B,C,D only are shown)



Fig. 2.4 The fault area on the impedance diagram

and current.

The mho relay has a circular characteristic too, but now passing through the origin.

The reactance relay polar characteristic is a straight line parallel to the resistance axis. Operation occurs for reactances less than the setting value.

Also shown in all diagrams of fig. 2.5 is the power swing locus PS. Following a transient disturbance in a power network, the operating point changes and PS is the locus of the impedance as seen by the relay under such conditions. The power swing locus, in general is a circle, but for simplicity it can be considered as a straight line in the operating region of the relay. As the phase displacement between the sending and the receiving ends increases, the locus passes through the relay tripping characteristic . To prevent maloperation the relay must be blocked under such conditions. This is achieved by using an additional relay, usually a mho, which embraces the zone 3 characteristic. Under fault conditions both, the measuring and the blocking relay will operate almost simultaneously. But under power swing conditions, the distance relay will operate after the blocking relay, therefore tripping can be prevented.

The conclusions from fig. 2.5 are:

i) The impedance and reactance relays need a directional element to inhibit operation for faults

behind them.

ii) The reactance relay has the greatest tolerance to variable fault resistances.

iii) The mho relay is less tolerant to fault resistances, but it has greater immunity to power swings.

iv) The impedance relay is a compromise between the mho and reactance relays.

In conclusion the reactance relays are useful for short lines, as the fault resistance is a considerable percentage of the line impedance. They are also preferable for ground fault detection, because the resistance of the return path can be high. On the other hand the mho relay is used for long lines, because of the small common part between its characteristic and the power swing locus.

Modifications of those characteristics, using the mho offset and the fully cross- polarized mho relay improve discrimination under different operating conditions.

The offset- mho relay has a circular characteristic too, but it is shifted to embrace the origin by introducing a current bias signal into the voltage circuit. This arrangement will cater for close-up faults, even if there is a complete collapse of the voltage at the relaying point. It also provides some back-up protection for the busbars. Usually it is used as a starter and

for the zone 3 measuring unit.

The fully cross-polarized relay uses as inputs to the comparator the quantities V-I Z_N and V_{pol} , where V_{pol} is a polarising voltage derived from one of the other healthy phases. As a result of this configuration, the mho characteristic extends its characteristic along the R axis for unbalanced faults. Therefore the mho relay can cope with greater values of arc resistance.

Another popular characteristic, which is close to the ideal one is the quadrilateral, shown in fig. 2.6. The area covered is greater than the fault area, such as to take into account errors in the measurement of a solid fault on the line or a resistive fault on the busbar.

2.1.3. Distance schemes

There are four types of shunt faults which can occur in a three-phase system. These are, three phase, double phase to earth, double phase and single phase to earth. A distance scheme should detect all of them, but as already mentioned, the measured impedance is a function of the type of fault¹⁴. To overcome this complication a means of compensation is necessary. This compensation technique is different for phase and earth faults. For the phase fault units, the relay should be fed with the line voltages and the line currents. In an earth fault, the current through the relay depends on the method of



Fig. 2.6 Quadrilateral characteristic

.

,

earthing, the number of earthing points and the sequence impendances of the earth loop.

Two methods are used for earth fault distance relay compensation, called the residual and sound-phase compensation methods. The most popular is residual compensation which measures an impedance which is independent of the specific earthing connections of the system by adding a fraction of the residual current to the phase currents.

If I_R is the residual current, \dot{Z}_{L1} and \dot{Z}_{L0} the positive and zero sequence impedances of the line respectively (see fig. 2.7), then the fraction to be added is $\frac{K-1}{3}$, where $K = Z_{L0} / Z_{L1}^{14}$. Hence, for the phase(a) ground fault relay, the presented quantities are, \dot{V}_a the phase voltage and $I_a + I_R (\frac{K-1}{3})$, where I_a is the phase current.

To protect the line against all possible phase and ground faults, one of the following schemes is applied:

i) the straight forward scheme, uses six distance measuring units, three for phase-phase faults (p.f.) and three for phase to ground faults (g.f.).

ii) the switched scheme, in which one measuring unit is employed with starting elements to apply the appropriate voltage and current to the measuring relay, according to the type of fault.

The starting elements are of the overcurrent or the under-impedance type. The overcurrent starters can be used in all cases where the fault currents are considerably higher than the maximum expected service current. For systems where the minimum three-phase fault current is less than the maximum service current, under--impedance starting is employed. The reach of these relays is not a fixed impedance, but an increasing value as the voltage falls. Below a certain voltage level, it behaves as an overcurrent relay¹.

Use of the switched scheme reduces the relay cost and panel space required. However, it introduces the following disadvantages:

i) a small increase in the total time of measurement, because of the time required for the fault classification.

ii) if the under-impedance relays have to be used, then the cost of the unit is increased.

iii) there is a complete loss of protection, if the measuring unit fails.

iv) there is some inaccuracy because of different characteristics for p.f. and g.f.

v) if the fault changes, before tripping, a possible wrong switching can occur.

vi) its reliability is reduced, because the tripping decision is based on the operation of contacts

in series.

The above disadvantages lead to the conclusion, that the switched scheme can only be applied to middle range of voltages i.e. 11-132 KV.

One weakness of the straight forward system is that more than one relay might operate for one kind of fault, especially for a line with a high X/R ratio and a fault close to the busbar. A detailed examination of such cases is given in reference 15. In general none of the relays in the healthy (sound) phases overreaches i.e. the impedance presented in the relay is never less than the actual, but an occasional tripping by a relay on a close-up fault in another phase, will contribute to backup protection, at the expense of a wrong flag indication. This action depends also on the relay polar characteristic.

2.2. Digital distance protection

Since 1963 the advantages of using mini-computers for control of substations¹⁶, to on-line data acquisition and to processing at the national control centre¹⁷ have become evident.

Taking into account disadvantages of static relays and advantages that can be gained by introducing digital processing techniques, as discussed in chapter 1, a study of digital methods for distance protection is an obvious area of research.

The first paper to be published on this subject,
was by Rockefeller¹⁸ in 1969. It was concerned with the use of a process-control computer, to protect the equipment in a h.v. substation, and the lines radiating from it.

Most of the work done on digital distance protection has concentrated on the development of different algorithms, which compute the line resistance and reactance under transient conditions. These algorithms have been applied by using either a main frame computer or a minicomputer, and they will be reviewed in chapter 4.

The block diagram of a digital distance relay can be seen in fig. 2.8. Such a system can compete with existing relays only, if it can be shown to be more reliable and economical. Such justification can only come with further development and application.

The reliable and secure protection of a power system network depends on two factors. Firstly the reliability of individual items that constitute the protection scheme(generator, line protection and so on) and, secondly, on the correct selection and interconnection of these items to produce a reliable system.

In a digital scheme, all these factors have to be taken into account. The possible configurations that can be used are:

i) an integrated scheme, consisting of a single



Actual circuit

 \dot{V}_a = Relaying voltage \dot{I}_a = Fault current



Equivalent circuit for the faulted phase from the relaying point to the fault point





Fig. 2.8 A block diagram of a digital distance relay

computer programmed for multiple relaying functions. Such a processor has to be a powerful one, therefore a minicomputer has to be used.

ii) a dedicated scheme, utilising separate computers, each one with its own data acquisition unit, for each specific application. Such a processor need not be as powerful as a minicomputer, but it has to be fast enough to cope with the high-speed protection tasks.

Each of those schemes introduces advantages and disadvantages. A summary is given in table 2.1, which has been taken from reference 19. A proposed scheme, by the same authors, combines the advantages of these two solutions, to produce a comprehensive, reliable and cost effective protection network. This configuration is shown in fig. 2.9. As can be seen, the integrated digital scheme has its own interface and fulfills the back-up and monitoring requirements.

The purpose of the research reported in this thesis, is to perform front-line feeder protection by employing a dedicated, fast and cost-effective digital processor. This processor must be designed such that it is compatible with the configuration of the scheme shown in the fig. 2.9. In addition to increasing its reliability, it must be programmed by using simple software techniques. It must also perform all the duties expected of a present typical distance relay.

TABLE 2.1

DIFFERENCES BETWEEN THE DEDICATED AND THE INTEGRATED PROTECTION SCHEMES

	Dedicated	Integrated
Reliability	 Smaller size gives greater hardware reliability per module. Failure limited to one application. 	 Software complexity gives more errors. Major hardware/software failure could affect all applications, hence redun- dancy must be adequate.
Data Validation	1.Limited data vali- dation possible.	 More data available in common data base to detect hardware software faults i.e.system is more tolerant of failures. Central data base available for onward transmission of data.
Cost	1.Interface costs high for a multiplicity of applications.	 Shared facilities make for more economic applications. Software costs may be higher for a more complex system.
Speed	1.High processing speeds possible.	1.Careful system design necessary to ensure adequate speed of operation.
Flexibility	1.Each new application requires a separate computer system.	 System is radial in concept and easily modified for additions or delitions of plant. Common data base provides access to data for new application.
Maintenance	1.Only one function at a time need be taken out of service.	 Adequate redundancy essential since all applications are affected by taking out one system. Larger systems can support more comprehensive monito- ring and diagnostics.
Software	 Software is specific to each processor and is therefore mo- dular and simpler. Any intercommunica- tions at high speed between dedicated ma- chines will be dif- ficult. On-line development impractical 	 Software, other than for the application programs, is complex. Communication between pro- grams associated with items of plant is achieved via the common data. On-line development possible.
Computer Hardware	1.Total configuration could be complex where intercommunica- tion is required.	1.Basically implemented on radial principle with compu- ter hardware at centre.

.



Fig. 2.9 A proposed configuration for the combined integrated/dedicated digital protection of a substation.

.

2.3. The dedicated digital distance relay

In chapter 4, a discussion about the devised distance algorithms will be given. Most of them have been tested in the laboratory, but very few of them have been actually tried in the substation environment. All of them employ a minicomputer as the processing element. Under such operating conditions, their performance has been examined.

The required digital distance relay should be of the dedicated type, therefore a microprocessor has to be employed.

To achieve operating characteristics, similar to those implemented by a minicomputer, the microprocessor must have comparable speed and processing accuracy. Hence the choice of the most suitable family of microprocessors to implement the dedicated distance relay can be based on this criterion.

The performance of the digital relay depends on the way the analogue data are handled, on the actual microprocessor architecture employed and on the software techniques used to implement the distance algorithm.

The digital relay is divided into two units: i) the data acquisition interface and ii) the protection processor. The reason for doing this is related to the differing nature of the two functions. Besides that, the processor does not have to control the input of the

analogue data. That reduces the hardware and software requirements of the processor and improves its speed.

A brief description of the operation of each unit will be given. A more detailed discussion is presented in chapter 3.

2.3.1. The data acquisition unit

The duty of this unit is to take regular samples of the three voltages and the three currents at the relaying point. Then those quantities have to be transmitted in a digital form to the processor.

In addition to the analogue inputs, it can accept direct digital data, which can be intertrip signals, circuit breaker status or switch status indicators. A block diagram of the data acquisition interface is given in fig. 2.10.

2.3.2. The distance protection processor

After the digital data have been transferred from the interface to the processor, the processor must select and process them in a manner according to the algorithm. A decision has to be taken, based on some criterion. Therefore sufficient data and program memory must be provided.

It is a basic requirement, that the algorithm must be run before the next block of samples arrives from the data acquisition unit. Otherwise an erroneous decision will be generated.

A means of sending the control signals to the associated circuit breakers is obvious.

Since this dedicated digital distance relay is going to be used in conjunction with a monitoring computer, a communication output to this computer has to be included.

Fig. 2.11 shows those essential functional blocks of the microcomputer.



Fig. 2.10 Data acquisition unit outline configuration.



Fig. 2.11 Protection processor outline configuration.

CHAPTER 3

HARDWARE DESCRIPTION OF THE DEDICATED DIGITAL RELAY

3.1 Introduction

The two parts of the digital relay i.e. the data acquisition unit and the protection processor are here described. As the microprocessor employed is microprogrammable, the structure of the instruction set is vital for the overall performance. The instruction set is described and its limitations are discussed in this chapter.

Finally the hardware and software aids required for the development and testing of the digital processor as an integral unit are examined. The way these aids are implemented are essential in terms of cost, development, debugging time and flexibility.

3.2 The data acquisition unit (DAU)

The DAU design must fulfill two main requirements: i) accuracy of measurement with faithful digital representation of the primary network quantities and ii) flexibility for different protection schemes. A detailed description of the DAU design and its implementation has been given by Horne⁴. Here a brief description of this DAU will be given and in appendix 1 the circuit of each module is detailed.

Fig. 3.1 shows a block diagram of the DAU. In the left hand side of the diagram the analogue signals are



entered after analogue filtering and amplification. One problem needing attention is the way the signals are transmitted from the transducers to the digital relay inputs. Malfunctioning might occur from induced noise due to electromagnetic radiation. Fiber-optic data links with their immunity to electromagnetic interference, dielectric isolation, improved safety and increased bandwidth could be employed with advantage. The economics and choice of the required fibre-optic system are discussed in references 20, 21, 22. The analogue filtering is described later in chapter 4.

One other requirement is that of analogue signal ranging, as the power system signals will have a wide magnitude variation. It must be ensured that the relay signals are within the operating range of the DAU i. e. ± 10V. If the gains of the individual input amplifiers are set to these limits, then inaccuracies can be produced in low magnitude signals. Schemes to improve the relay performance at this stage are given in reference 4. The one which the author favours, in terms of processing flexibility and fast settling times, is that using gain ranging amplifiers, as shown in fig. 3.2. Four different gain factors are possible, by using four separate amplifiers. The comparators ensure the selection of the correct amplifier, such that the signal to the interface never exceeds ± 8V (giving a 20% margin). The range data



indicates which amplifier is being used at a particular instant and these range bits are used by the processor to reconstruct the real value of the signal.

3.2.1 The analogue- data channel

From the line protection point of view, seven analogue signals are required, namely the voltages and currents for the 3 phases and the reference voltage for the self- monitoring program to be discussed in chapter 5. Therefore seven sample/hold devices are needed. These devices are essential, otherwise the input signal would change during the conversion and the desired accuracy (defined by the A/D resolution) will be impaired. The alternative solution employing a faster more expensive A/D converter is not possible, when many channels are to be served.

Economics force us to use one only A/D converter, requiring an analogue multiplexer. Fig. 3.3 is the block diagram of the analogue multiplexer controller. Switches on the card module define the first and final analogue channels that are to be processed. The unit is capable of multiplexing a maximum of 16 channels.

The next task is to convert the analogue signals coming from the power system transducers to digital form. Here the A/D converter²³ has a conversion time of 6.4μ s and a resolution of 10 bits. Such a choice is justified from the number of channels, the sampling rate and the



Fig. 3.3 Analogue multiplexer module

accuracy required, taking into account the accuracies of existing v.t. s and c.t.s.⁴. At the end of each conversion the digital form of the corresponding analogue signal is stored in the data latch (fig. 3.1). This latch reduces the conversion cycle timing by 18%, as the conversion and the data transfer to the F.I.F.O. output store can be accomplished in parallel. The format of the word written in the latch is:



3.2.2 The digital-data channel

In addition to analogue signals, digital data has also to be processed for a specific protection task. For example, for transfer tripping¹the circuit breaker status and the trip signal from the far end of the transmission line might have to be used at the relaying point.

Another potential use of the digital input channels is to enter data from the monitoring computer or from a control panel.

In the present digital relay, the only digital word provided is the status of the 16 switches on the control panel, the functions being presented in table 3.1

3.2.3 The data output buffer

A FIFO has been used as the interface between the data acquisition unit and the protection processor.

TABLE 3.1

THE CONTROL PANEL

Bit	Function	Bit	Function
0	Fault applied switch	8	Check ref. voltage
1	RG Plot	9	Output V,I of relay
2	YG "	10	" filtered/unf. data
3	BG "	11	" 3 currents
4	ΥВ "	12	" 3 voltages
5	RB "	13	Energise digital filtering
6	RY "	14	Start graphics
7	P-Q measurement	15	Input the relay settings

The stored words are transferred one at a time. When the buffer data memory contains valid data, the data ready flag (fig. 3.1) is set. This flag is checked by the processor using the instruction WFS, after which the first word can be fed to the micro-processor. To transfer the next word stored in the F.I.F.O block, a transfer clock signal is sent from the processor. The maximum transfer rate is one word every 1µs.

3.2.4 The Phase- locked sampling clock

The sampling clock provides sampling rates of

2, 3, 4, 6, 8, 12, 16, 24 times the reference frequency. It is designed to operate in synchronism with the a. c. system within the range 42 - 58 Hz, and it is implemented by employing the phase-locked oscillator principle. To select the desired sampling rate, the " rate select switches " have to be set as discussed in appendix 1. (Table A1.7).

3.2.5 The DAU controller

As the DAU has been designed to match differing protection tasks, the controller is quite flexible in providing configuration and timing control, achieved by a programmable architecture. The flowchart of the controller program is shown in Fig.A1.10. The program is resident in two 32-word, 8-bit PROMs, providing 32, 16-bit instructions. Another PROM (256 words of 8-bits) is used to implement the instruction decoder, which supplies the control signals to the modules described previously. The contents of this PROM are given in table A1.7.

Further information about the instruction format and the available instructions are available in ref. 4.

3.3. The protection processor (PP)

Experience from previous work at Imperial College⁴⁸ has shown that to implement protection methods with digital techniques, the employed processor must have an average instruction time of $1-2\mu$ s and a 16-bit accuracy.

Faced with selection of a microprocessor, the choice was between a fixed-instruction MOS chip, a bipolar bit-slice chip or a fixed-instruction bipolar chip²⁴. The first family of MOS chips in 16-bit versions have now appeared on the market but they are slow, having a typical instruction execution time of $3-4\mu$ s.

The bipolar bit-slice devices are 2 or 4-bit segments of the central processing unit (CPU) of a microprocessor implemented with low power Schottky bipolar logic. They offer flexibility because they are microprogrammable and they are fast (typical cycle time of 150-200ns) and with a variable word length.

Fixed-instruction bipolar chips are also recently available, but they do not offer the flexibility of the bit-slice family.

Consequently the PP shown in fig. 3.4 has been built around the INTEL 3000 bit-slice family. As with most digital processors, it is divided into four parts, namely the arithmetic and logic unit (ALU), the control section, the memory and the input and output ports.

3.3.1 The ALU

The central processing element (CPE) of the INTEL 3000²⁵ contains all the circuits that represent a 2-bit wide slice of an ALU; therefore to build a 16-bit wide machine, eight such devices have been used.

To speed up the arithmetic operations, a carry-



look- ahead generator²⁶ has been provided, which is capable of anticipating a carry-across a 16-bit word.

Each of the CPE's contains a full function accumulator (AC), an independent memory address register (MAR) and a scratchpad of eleven registers. Register T of this group has two of the AC qualities: i) it can be shifted to the right and ii) it can be loaded directly from the data bus or the flag input bus. Both of these features are quite convenient in implementing doubleprecision instructions.

The registers of the CPE's are allocated as follows:

i) <u>Accumulator(AC)</u> used for storing the result of an arithmetic and/or logical operation, and for outputting data to the data bus.

ii) <u>RO</u> used as the program counter (PC) of the application program and stores the address of the next macroinstruction to be executed. This address is supplied to the MAR, which as can be seen in fig. 3.4 communicates directly with the main program store.

iii) <u>R1</u> used as the loop counter for the multiplication (MUL) routine.

iv) <u>R2</u> is a temporary store used: a) for the multiplicand in the MUL instruction and b) for the first word in a 3-word data block transfer (LMB,SMB).

v) R3 is a temporary store for the second word in

a 3-word data block transfer.

vi) $\underline{R5}$ is the counter for the required number of multiple double precision shifts (DMR).

vii) <u>R6</u> provides temporary storage for the most significant 16-bits of the product.

viii) <u>R7</u> stores the return address during: a)subroutine calls and b) indirect indexing addressing mode.

ix) <u>R8</u> is used as a loop counter for multiple loops in a program. Instructions are provided: a) to load the number of counts required and b) to decrement its value and skip if zero.

x) <u>R9</u> preserves the AC data for further operations. The final microinstruction in every AC manipulation macroinstruction performs a duplication of the AC data into R9. In the case of an instruction per forming an operation which destroys the AC data, then the contents of R9 are restored back to the AC.

xi) <u>T</u>. This register is used for all double pre - cision instructions and for the multiplication routine.

3.3.2 The data buses connected to the ALU

The bit-slice processor employed provides five buses for communication with the memory and the I/Odevices. To provide a flexible system but with fewer interconnections, the buses have been allocated as follows (see fig. 3.4):

i) The data bus

While the 3000 CPE provides independent buses for the data input and the data output, both have been combined in one bidirectional bus controlled by the microbit EDB (enable the output buffer of CPE, i. e. output data to the data bus).

ii) The memory address bus (MAB)

As will be discussed in subsection 3.3.4 the program store and the data/constant store are separate. The MAB transmits the MAR data to the address inputs of the main program memory. There is a facility to address 64K of store, but as the program size for a dedicated purpose relay is unlikely to exceed 2K, only 11 bits of the MAB have been used.

iii) The flag-input bus

The I-bus of the CPE is used to test status flags from peripheral equipment. Only the data ready flag of the data acquisition unit (fig. 3.1) is checked at the present relay.

The other buses shown entering the CPU in fig. 3.4 carry control signals from the microprogram and will be discussed in the next subsection.

3.3.3 The control section

In a typical microprocessor the control section, that is the part of the computer which generates the required timing pulses at the right instants and selects

the correct functions to control the different devices is fixed by hard-wired logic by the manufacturer.

In the 3000 series family, the control section is defined by microprogramming an idea originated by Wilkes²⁷. Microprogramming is a technique for designing and implementing the control function of a computer as a sequence of control signals (microinstructions), to interpret data processing functions (macroinstructions). Many big computers²⁸ have been built around this principle.

The main merits of a microprogrammable machine are: a) customised instruction sets suited to a particular application. b) ability to change the system performance with less hardware modifications. c) higher speeds can be achieved and d) less macroprogram locations are used as subroutines can be implemented as one new instruction residing in the micromemory. Further information about microprogramming can be found in ref. 29.

In designing a microprogrammed system, the following design factors are involved:

i) The choice of a suitable microprogram sequencer (MPS), to generate microprogram addresses unconditionally or conditionally based on the flag status, to control the carry/shift data and the interrupts. Although many MPSs are available, the one chosen³⁰ needs the minimum number of microbits for its control but at

the expense of a more complicated architecture. Fortunately most of the microprograms required were comparatively short and by modular programming this limitation did not introduce any problems.

ii) The selection of the microinstruction word length so as to control efficiently all the available devices. To retain the high speeds available by the bipolar construction of the MPS, bipolar PROMs ³¹ were employed for the micromemory (fig. 3.5). It was found that 30 bits were needed to control the PP of figure 3.4.

iii) The size of the micromemory depending upon the number and type of the available macroinstructions. The employed MPS can address directly 512 locations. The micromemory is segmented into two parts. The first block of 256 words contains the standard instruction set while in the second block the extended set of instructions is stored.

iv) The way the microbits are grouped to form a field and the type of microprogramming employed, i.e. horizontal or vertical. Horizontal microprogramming is used when the microbits control a device directly, while vertical microprogramming is used when the bits are decoded. In most cases horizontal microprogramming is required. Vertical microprogramming is normally applied, when in a group of bits, only one output can be active



Fig. 3.5 Processor micro-program control module.

at any instant, thereby reducing the length of the microword. This has been used for the bus data control (see fig. 3.5), where only one device at a time can have access to the data bus. The microbit grouping can be seen from the table 3.2.

v) The choice of a pipeline or non-pipeline mode. In fig. 3.5 the pipeline registers are shown. By using them the processing time can be speeded up by 30%, as fetch and execution can be accomplished in parallel.

The way a typical macroinstruction is executed by a sequence of microinstructions can be obtained from ref. 4.

TABLE 3.2

DEFINITION OF THE MICROPROGRAM BITS

Fo-F6	INC	к ₁ -к ₄	CL	X	COUL	WEN	^B 0 ^{-B} 2	FC0-FC3	LD	AC0-AC6
31–25	24	23–20	19	18 17	16	15	13–12	11–8	7	6–0

 F_0-F_6 The micro-function bus (µFunc. in fig.3.4) selects the ALU function. The possible binary values are fixed by the manufacturer and given in ref. 25.

INC is used to increment the counters addressing the data store (subsection 3.3.5).

Table 3.2(cont'ed.)

- K₁-K₄ The K-bus, which controls the ALU, but its length is defined by the user. Its purpose in the present design is to mask portions of the data word at the microprogram level. Its functions are given in table 3.3.
- CL Clock latch (signal 2) in fig. 3.4), provides a clock to the macroprogram pipeline register, when a fetch is required (subsection 3.3.4).
- X Not used.
- COUL is used to load the data present in the subaddress bus into the counter by addressing the data store.
- WEN The write pulse for the data store and the output ports.
- B₀-B₂ Data bus control enables one only device to be connected into the data bus. For its definition see table 3.4.
- FC_0-FC_3 Flag logic control inputs to the MPS, defined by the manufacturer (see ref. 30).
- LD Load signal. When this signal is high, it forces the opcode from the macroinstruction store into the microprogram address register of the MPS. It is used to define the start of the next macroinstruction to be executed.
- A₀-AC₆ Next address control function inputs to the MPS, fixed by the manufacturer. (see ref. 30).

TABLE 3.3

THE K- BUS DEFINITION

K ₁	K ₂	К ₂	К2	ĸ ₃		к ₄
15	14	13		9	8	0

к ₁	К2	К3	К4	Function
0	0	0	0	Select the whole word (16 bits)
0	0	1	1	Extend sign of A/D data.
0	1	1	1	Select word sign or range bit 1.
1	0	0	0	Select magnitude of the word.
1	0	1	1	Select range bits 2,3.
1	1	0	1	Select sign of the A/D data.
1	1	1	0	Select A/D data magnitude

TABLE 3.4

THE DATA BUS CONTROL DEFINITION

Bo	^B 1	₿ ₂	Function
0	0	0	No device connected.
0	0	1	Enable the input port (IPE).
0	1	0	Enable the subaddress field of the
			macromemory (JMPE).
0	1	1	Enable data/constant store for read (REN).
1	0	0	Enable data output of the CPU (EDB).
1	0	1	Enable the masking memory (EMM).
1	1	0	Not used.
1	1	1	17 11
1			

.

3.3.4 The main memory section

In conventional computer architecture there is no distinction between the section of the memory where the instructions are stored and the section where data are stored. Such a structure involves a time consuming program counter control.

Taking into account the size of an application program (net exceeding 2K) and that no more than 1K of constant/data words are needed, then the most efficient and simplest way is to split the two memories as shown in fig. 3.4. To achieve this the instruction word has to be divided into 2 fields, one 6 bits wide to define the op code routed to the MPS and the other 10 bits long to define the address to the data store, and the next program address in a case of an unconditional jump. This procedure will be discussed in subsection 3.4.1. By this means the program counter controls only the main program sequence, while the address for constants and data are defined in the subaddress field.

As the main store is to be 2K x 16 bits a low cost, high density, low power memory is favoured. In addition a PROM has to be employed, otherwise the programs will be lost during power failures. The PROMs employed are the 2708 EPROMs ³², which provide erasing capability, so that reprogramming is possible, if changes are required. However, there is a time penalty introduced,

because these devices are of the MOS type. That is, at least 2 microcycles are needed to access them. For most of the instructions, during the program memory access time, 2 microcycles have already elapsed for the required control actions, but for short-lenght instructions and during skip instructions when the skip criterion is valid, a delay of 400 ns is introduced.

A pipeline register driven by the microbit CL, has been used to speed up the macroinstruction execution time (same action as in the micromemory).

For some of the instructions, the subaddress field contains data to be processed by the CPU, thus bus drivers have to be used for the 11 least significant bits. The drivers have access to the data bus when the signal JMPE is set. (fig. 3.4).

3.3.5 The data and constant store

The data/constant store is addressed by the 10 least significant bits of the macromemory, therefore a maximum of 1K data/constant words can be accessed. Some of these addresses have to be reserved for the I/O ports. The 1K store is split into data and constant memory depending on the application, but usually the data store size is greater than the constant store size.

As in the present design each data and constant store can address 256 locations, arranged in blocks of 64 words^{33,31} the rest of the data/constant memory can

still be employed, but the locations 377, 777, 1377, 1777 cannot be used to address the data store, as these are reserved for the I/O ports.

Fig. 3.6 shows the data/constant store architecture. The primary address decoder shown, is implemented by a PROM, to reduce the number of components. Its purpose is to select one of the eight data/constant modules. The data of this PROM are shown in table 3.5.

Four control bits from the micromemory are needed. WEN and REN control the write and read modes. As the RAMs have an access time of 450 ns, during the microcoding care must be taken to leave sufficient time (3 microcycles) for this purpose. Because of the MOS RAM access time, in many cases the decoding of some microinstructions have to be delayed by one or two microcycles.

The signals COUL and INC control the 8-bit counter. The reason for introducing this counter is to enable addressing of more than one successive location by a single macroinstruction. Hence the subaddress field specifies the first address of the block to be accessed, while the following ones are fetched by successively incrementing the specified address stored in the counter. The number of words accessed is defined either inherently by the macroinstruction or it is defined previously by another instruction(see subsection 3.4.4.). An 8-bit counter has been used, permitting the address of the first



•

Fig. 3.6 Data-constant memory module.

256 locations, this limitation being taken into consideration when the application program was written.

TABLE 3.5

DATA/CONSTANT STORE DECODER

Address	Data	Function
0000	01111111	RAM 1
0001	11011111	RAM 2
0010	11110111	RAM 3
0011	1111111	Not valid
0100	11111101	RAM 4
0101	10111111	ROM 1
0110	11101111	ROM 2
0111	11111111	Not valid
1000	11111011	ROM 3
1001	11111110	ROM 4
1010	1111111	Not valid
1111	1111111	Not valid

.

3.3.6 The bit test masking memory

In fig. 3.4, next to the data/constant store, the masking memory is shown, which permits the masking of any of the 16 bits in the macromemory level. (to be distinguished from the masking K-bus at the micromemory level.). By introducing this additional memory, a bit can be tested and a decision can be taken depending on its value. This permits great flexibility and time saving in the application program.

The counters and the masking memory were not included in the initial processor design. They have been introduced later with no major hardware modifications at a very short time. This demonstrates the flexibility of this processor, stemmed from its microprogrammability.

3.3.7 The data input port

The purpose of this port, shown in fig. 3.4, is to input data from the DAU to the PP.

To speed-up the operation, another pipeline register has been used, controlled by the signal LD. Its operation has been discussed previously in the subsection 3.3.3.

Two types of instruction to input the data are possible: a) IDM inputs one word at a time in the location specified by the subaddress, while b) IDB, inputs a block of data (this instruction is discussed in the subsection 3.4.4.).

3.3.8 Circuit breaker control

At the end of each sampling interval a decision has to be taken according to the protection and processor status. These decisions are:

- a) Trip relay healthy i. e. an internal fault has been detected and the processor is working properly.
- b) No trip- relay healthy i. e. normal operating conditions.
- c) No trip- relay failed i. e. the self-test monitoring program has found that there is a failure in the actual hardware.

To achieve better reliability at this critical . stage, the following words have been assigned for each operation⁴.

010101	Trip-relay healthy
101010	No trip-relay healthy
Any other	No trip-relay failed.

These words are stored in a 16-bit latch assigned to the address 377₈. The above words are decoded by a PROM, and the decision is stored in the CB status and in the relay status latches. The CB status is provided directly as a trip signal to the CB, while the relay status is transmitted to the monitoring computer for further processing according to the employed digital protection scheme.
3.3.9 The data output port to the monitoring computer

The purpose of this port is to output data to the monitoring computer, where further processing is continued. Therefore before outputing a block of data, an identification word is transmitted which selects the corresponding service program resident in the monitoring computer. With this facility, fault reports can be typed or the relay performance can be tested by plotting the primary circuit waveforms. The address assigned in the communication port is 1777_8 .

3.3.10 The clock generator

The clock pulse generated is used to control the fetch and execution of the microinstructions. By taking into account the timing specifications of the CPE^{25} and the MPS³⁰ the application note of reference 34 enables the clock pulse requirements to be found depending upon the design.

A microcycle takes 200 ns, being in the high state for 150 ns and in the low state for 50 ns whilst the write mode occurs in the CPE. For better stability, the clock generator has been built with a crystal controlled oscillator running at 19.6608 MHz. The clock generator provides a start-up facility i. e. following the initial switching-on it starts always from location 0 of the application program.

It also provides a single- step capability for

both, micro- and macrolevels, thus facilitating tests during the debugging stage.

Appendix 2 gives the circuit details of all the above discussed modules of the protection processor.

3.4 The instruction set

Because the processor is microprogrammable, the instruction set is defined by the user. The basic instruction set has been devised around a typical single Accumulator processor (PDP-15). In addition some other instructions, which by experience have been found useful to be included in the basic assembly instruction repertoire (like SBS, WFS, EXS) have been written.

The initial application program design has been started by employing these instructions, but during the program development, it has been found that new instructions could be introduced (the extended set), to improve performance, accuracy, timing and the number of memory locations.

3.4.1 Instruction format

In subsection 3.3.4, the reason for splitting the 16- bit word in two fields, as shown below have been discussed.

15	10	9 0
ł	-	
OP-CODE	1	ADDRESS/CONSTANT
FIELD	1	FIELD

Therefore 64 $(=2^{6})$ instructions can be defined. This is not a serious limitation, as at the present time 52 instructions have been written, permitting 12 more to be added.

The address/constant field may contain:

- a) a main program jump address. Ten bits permit addressing of 1K store, therefore two unconditional jump instructions have been written, i. e. JLP which addresses from $0-1777_8$ and JHP which addresses from $2000-3777_8$. During the execution of a jump to subroutine instruction (JSR), the first instruction of the subroutine must always lie in the low page ($0-1777_8$).
- b) a data/constant memory address
- c) an input/output port request.
- d) a constant (immediate addressing).

The instruction set is divided into 4 groups according to the following operations:

a) The control group

These instructions control the processor status, i. e. Halt, Reset, etc.

b) The operate group

These modify the register contents, mainly the AC.

c) The memory reference group (MRI group)

These transfer data from/to the data store or

input/output ports and execute a logical or arithmetic operation. The final result might be left in the AC or stored in the same location in the data memory that the data originated.

d) Skip-jump group

Instructions in this group permit conditional or unconditional jumps to other parts of the main program.

Table 3.6 lists the available instructions in the 4 groups and gives their execution time.

3.4.2 Microcoding of the instructions

In fig. 3.5 the op-code bus is connected to the PX/SX-bus. The data on this bus defines the address of the first microinstruction of the corresponding macroinstruction. Because the microprogram address space is organised as a two- dimensional array, to keep the microprogram flexible all the macroinstructions are started from one of the columns 0,1,8,9 and from the rows 0 up to 15. Then the macroinstruction is decoded if possible to a single row, otherwise it continues to the next one, always keeping in mind the restrictions imposed by the selected MPS (see Ref. 30). The macroinstructions of the extended set start also from one of the above mentioned locations, but the rest of the microinstructions are contained in the second bank of the micromemory, i. e. from 256 to 511.

TABLE 3.6

THE INSTRUCTION SET

(in parenthese the execution time in μs is given)

CONTROL	OPERATE	MRI	SKIP/JUMP
HLT	CLA (0.8)	ADD(0.8)	JHP(0.8)
NOP(0.8)	COM (0.8)	AND(0.8)	JLP(0.8)
PAU(1000n)	CSL (1.2-1.4)	DPA(2.8)	JSR(1.2)
RST(1)	DEC (0.8)	DPS(2.8)	RET(0.8)
WFS(1+nx0.6)	DMR $(2.6+(n-1)x0.8)$	DSZ(1.4-2)	SAD(1.4-2)
	EXS (1)	DZM(1.0)	SBC(1-1.4)
	INC (0.8)	FMU(2.4+nx0.7)	SBS(1-1.4)
	MSL $(1+(n-1)x0.6)$	IDB(n+0.8)	SNA(0.8-1.4)
	MSR $(1+(n-1)x0.6)$	IDM(0.8)	SND(0.8-1.4)
	NEG (0.8)	ISZ(1.4-2)	SPA(0.8-1.4)
	SHL (0.8)	LDA(0.8)	SPD(0.8-1.4)
	SHR (0.8)	LDL(0.8)	SZA(0.8-1.4)
		LMB(2.4)	
		LTR(0.8)	
		LRA(1)	
		MUL(17)	
		SMB(2)	
		SRA(1)	
		STA(0.8)	
		STT(1)	
		SUB(1)	
		SUM(1.4)	
		XOR(1)	

n is specified in the subaddress field. In WFS, n depends on how many times the program stays in the loop, waiting for the flag to set. In FMU, n is the number of digits after the binary point.

.

Other design factors considered, when writing new macroinstructions are:

a) Two microcycles must elapse from the instant the MAR has been updated to the instant a new macroinstruction can be fetched.

b) Many macroinstructions can share the same microinstructions, therefore saving in the micromemory space can be achieved. By so doing the number of locations occupied in banks 1 and 2 are 162 and 123 respectively, hence only 285 of the 512 locations are used for the present set of the 52 instructions.

c) All the macroinstructions finish with a jump to location 15, 14 or 13, depending on the type of instruction (i.e. if saving or restoring of the AC is needed) and on the number of microcycles executed after the instant the MAR has been updated.

As the microprogram is resident in bipolar PROMs, erasing is not possible. Therefore great care has been taken during debugging (see also section 3.5), to ensure a correct set.

3.4.3 The basic instruction set

The basic instruction set includes addition, subtraction, logical addition, exclusive or, shifting and many conditional jumps. The only way of accessing the memories is by direct addressing and one level of subroutine only is permitted.

In appendix 3, the description format and microcode of this set are given.

3.4.4 The extended instruction set

This set contains more specialised and complicated instructions and a more detailed explanation is essential. This set is divided into three categories:

i) Double- precision arithmetic

Multiplication (MUL) of two 16-bit numbers will generally result in a product of more than 16 bits. The way the product is handled depends on the operation followed and on the accuracy required.

There are many methods available to implement binary multiplication³⁵ the most popular being Booth's algorithm³⁶ or " adds and shifts ". By taking into consideration the limitations of the CPE (multiple masking and shifts not available), then it has been found that by keeping track of the signs and magnitudes and by adding and shifting the multiplication of 2 16-bit numbers can be executed in 17 μ s. This has been achieved by keeping the multiplication loop as short as possible having latched the multiplicand onto the data bus continuously.

As the processor handles only integer numbers, if multiplication is needed by a fractional constant (for example in digital filtering), then this needs to be implemented by adding and shifting to the right.

To avoid time- consuming operations, the fractional multiplication (FMU) instruction has been introduced. To improve the accuracy and to save still more processing time, the number of bits after the binary point is defined. The program needed is:

LTR x ; x=number of bits, after the binary point (as a negative 2's complement number) LDA y ; y=Address where the positive fractional constant is stored.

FMU z ; z=Address of the data to be multiplied.
STA w

To calculate the reactance and resistance of a transmission line, division is also needed. The most commonly employed method³⁵ is non-restoring, because it handles negative numbers without any modification. For this purpose, the processor should have the ability to shift to the left two registers, otherwise the division becomes time consuming. Such a facility is not provided in the employed microprocessor, therefore the division has not been implemented so far, but the trip decision is taken without division, as discussed in chapter 5.

In the application program there are successive multiplications, and it is possible to reach a point where a number greater than 2¹⁵-1 has to be multiplied by another. This problem has been solved by scaling, implemented by double-precision multiple shifts to the right (DMR).

The specified number of shifts depends on the size of the number, therefore accuracy is not impaired. The use of a multiplication routine which handles more than 16 bits will be the ideal solution, but as will be seen in chapter 5, the error introduced by the scaling is quite small.

Addition (DPA) and subtraction (DPS) are straightforward operations, therefore their implementation in double precision does not involve any complexity and accuracy is maintained.

ii) Transferring blocks of data

In many parts of the program, during execution of subroutines a block of 3-words has to be transferred in a common section addressable by the subroutine. For each such operation 6 program locations are needed. Improvements in the timing and in the number of locations has been achieved by using the instructions LMB, SMB where each data block consists of 3-words. A more flexible implementation, which handles a variable number of words from 2 - 6, increases the complexity of the microprogram, the size of the micromemory required and the execution time.

For comparison of the corresponding samples of successive cycles, the data samples are stored in different locations. The instruction IDB (input data block) accomplishes this by using the program:

LDA N ; N=number of data samples

IDB A ; A=Address in the data store where the first data in the block sample will be stored.

The following addresses in the data store are accessed by incrementing the counter (fig. 3.6).

iii) Additional addressing modes

To execute nested subroutines, a method of storing the return address of the higher priority subroutine is needed. This is done by transferring the contents of R7 (subsection 3.3.1) to the data store (SRA), then executing the subroutines and finally reloading them back into R7 (LRA).

The operations for a single-level and a 2-level subroutines are shown below:





Data store

177 : 31

<u>Two-level</u>

subroutine

Indexed addressing³⁷ is quite useful for addressing different locations in the program memory arranged with equal spaces between them. For example such a program could be the accessing of successive data samples, as in the following program, i. e. in the first sample location X is addressed, while at the next one, location X + 2 is addressed and so on.

X: LDA 2

JLP 241 ; go back into the main program X+2: LDA 3 JLP 421

For implementation a program which controls such

a procedure is produced by an indirect indexed addressing, thus:

- ISZ y ; y is a location in the data store with ISZ y initial value X-2. Instead of assigning a separate index register to indicate the required step, the data is incremented and stored directly in the data location. Therefore the indexing has been accomplished.
- LRA y ; This is the indirect step, because the RET address/constant field specifies the address of the next jump address. When the instruction RET is executed, the program jumps to the location X.

To close the loop, the value of y has to be checked 37. If it contains the last address in the program block, then location y has to be reset to its initial value.

The above group of instructions can be written in a microprogram, and one instruction can implement the indirect indexed addressing mode. Such a procedure has not been considered necessary for the present program, because it is not used extensively.

3.5 Development and testing support

The development and testing of a microprocessorbased system is quite different from that required for a simple digital circuit. The complexity involved at

this stage stems from the fact that 16 channels of data have to be checked simultaneously plus some other control signals. In addition the system has to be checked as an integral unit, i. e. hardware and software working together. Sometimes it is difficult to identify if the maloperation of the unit is caused by hardware or software errors.

To build-up the system, additional aids are needed as PROM simulators, PROM programmers and crossassemblers.

In the following these aspects will be discussed. In this microprocessor, with its two levels of programming (micro- and macro-), the development stage becomes more complicated.

3.5.1 Development aids at the micro-level.

Once the actual hardware has been built and any wiring errors corrected, the power supplies have the specified polarity, level and ripple, there is no improper selection of components and no improper timing specifications, then the system is ready for testing.

To ease the testing of the microinstructions, a bipolar PROM simulator is necessary, having a RAM memory with access time similar to that of the PROMs for the micromemory. Data into the RAM is written by selecting suitable switches on the control panel. Loading of these data through a minicomputer is unnecessary as

most of the microprograms are short. For this reason the employed simulator is 16-word deep, 32-bit wide. By connecting the simulator through a cable to the sockets of the micromemory, the actual debugging of the microinstructions can be accomplished. Macroinstructions decoded in more than 16 microinstructions can be tested in parts.

The next step is to generate the 32-bit binary code corresponding to each microinstruction. A cross-- assembler has been written in the NOVA 1210, which permits the generation of the binary data for all the specified fields.

The final stage is to transfer the data into the PROM. For this purpose a bipolar PROM programmer has been constructed, which generates the required pulses to program the PROMs.³¹ More details about the above aids are given in Appendix 4.

Needless to say that during the testing stage logic probes and a fast oscilloscope are necessary. If a logic analyser³⁸ is available, with its sophisticated timing analysis, then the fast solution of many logic problems is possible in a microprocessor-system.

In the present design, a single-step mode and a means of resetting the system and restarting its program, together with a display of the microaddress and data bus are provided.

3.5.2 Development aids at the macro-level

Once the microprocessor is working satisfactorily with some small test programs, most of the expected errors will be software errors in the main program.

A cross- assembler for the devised instruction set has been written which generates the 16-bit binary code. This assembler is of the pass one type, hence mnemonics for the address/constant field cannot be used. Finally the binary data generated have to be transferred into the EPROMS . To accomplish this another programmer driven by the NOVA 3 has been used, therefore the EPROMS³² programming procedure is different from that of the bipolar PROMs, thus another type of programmer is necessary.

The employed EPROMs are guaranteed for 15 erasures but for a large program it is better first to test it by using a MOS PROM simulator. This simulator works on the same principle as the previous one, but its RAMs are of the MOS type having an access time of 450 ns. In addition the data can be loaded from the NOVA 3, which speeds-up the operation tremendously. Another advantage of a computer-driven simulator is that all the tested versions of the program can be stored in a diskette for future comparison.

If the program does not operate properly, then

breakpoints can be inserted at the suspected locations by storing there a HLT (modifications in the program already stored in the simulator can be done easily through its control panel.)When the processor halts, the data on the data bus is the contents of the accumulator. An additional display of the macroprogram address is provided.

If a minicomputer is available a more advanced development system 39,40 can be used, which tests more efficiently the performance of the microprocessor. The facilities provided by such a system are:

- a) A part of the program already tested can be contained in the EPROMS, while the one tested for the first time can be resident in the simulator.
- b) During a breakpoint, a printout of the microprocessor state is possible, therefore the programmer can have information about the program flow.

3.5.3 Aids needed for field service

There are many tools which can locate failures in the system, in the field. Some of them rely on signature analysis techniques⁴¹, in which each mode of the processor is assigned a special state called signature. There is a possibility of 99.998% of detecting an erroneous data stream. But such a procedure needs some special features to be taken into account during the design stage. The great advantage of this technique

is that testing can be achieved by a simple portable device and with minimum personnel training.

Other methods are based on software testing techniques⁴². Using such methods the response of the processor can be compared with what it should be. These methods can be of the self- diagnostic type in which, for each module of the processor, a test is performed, e. g. CPU functions, I/O testing, memory testing.

The PROMs can be tested by comparing their contents with the contents of a master copy, while a RAM can be tested with algorithmic pattern generation.

In the present application program the following tests are executed during the normal protection calculations:

 a) The correct operation of the data acquisition unit and its power supplies is checked every sampling interval.

b) The three voltages and currents are checked at the relaying point, which gives a rough idea about the integrity of the whole system.

c) If the power flow at the relaying point is known by other measurements, then by comparing the corresponding values computed by the relay, it can be seen, if the impedance algorithms are working properly.

Further diagnostics can be included. However

they cannot be executed during normal operation, because they need considerable processing time. If their execution takes less than a sampling interval, then one solution is to steal one sample during which the normal protection operation is replaced by the diagnostic execution. This can be done over regular intervals or upon a request from the operator.

.

CHAPTER 4

DISTANCE ALGORITHMS

4.1. Introduction

The purpose of a distance relay is to measure the impedance of a line up to the fault point. To achieve this by digital techniques, an algorithm has to be employed which calculates the line characteristics continuously.

When a disturbance occurs in a power system network, the digital distance relay should calculate the measured impedance in a short time interval, preferably less than 20 ms. This is difficult to achieve, because a sudden change in the state of a power system alters the network stored electrical and magnetical energies. As a consequence the voltage and current waveforms are considerably distorted.

The main transients components generated after a fault disturbance are:

i) a d.c. decaying exponential and

ii) a band of high frequency oscillations having varying amplitudes. These can appear in both, the voltage and the current waveforms, but in general (i) appears mostly in the current waveform and (ii) in the voltage.

4.1.1. The d.c. exponential component

When a fault occurs on a power system, a d.c. component is generated to satisfy the physical condition of zero current change at the instant of the fault.

If the capacitance in fig. 4.1 is neglected, the instantaneous value of the primary current is: 46

$$i_{p}(t) = \frac{E}{Z} \left[\sin(\omega t + \alpha - \varphi) - e^{-t/T} \sin(\alpha - \varphi) \right]$$
(4.1)
where
$$Z = Z_{S} + Z_{L} = Z \left[\frac{\varphi}{2} = R + j \omega L \right]$$

and T = L/R sec.

By referring to the secondary side of the c.t. (fig.4.2)

$$\mathbf{v} = -\frac{\mathbf{N}_2}{\mathbf{N}_1} - \frac{\mathbf{E}}{\mathbf{Z}} \mathbf{Z}_a \left[\sin(\mathbf{\omega} \mathbf{t} + \mathbf{a} - \mathbf{\phi} + \mathbf{\phi}_a) + \frac{\mathbf{X}_a}{\mathbf{Z}_a} (\frac{\mathbf{R}}{\mathbf{X}} - \frac{\mathbf{R}_a}{\mathbf{X}_a}) e^{-\mathbf{R}\mathbf{t}/\mathbf{L}} \sin(\mathbf{a} - \mathbf{\phi}) \right]$$

$$(4.2)$$

As can be seen from (4.1) and (4.2), when $a -\varphi = 90$, the d.c. offset has a maximum value. As in h.v. systems φ is close to 90° , this condition corresponds to a fault applied at approximately zero voltage. On the other hand the d.c. component vanishes when $a \approx \pi \div 2$

Equation (4.2) produces the conclusion that, if the burden of the c.t. is selected such that:

.

$$\frac{X_a}{R_a} = \frac{X}{R}$$
(4.3)

Then the exponential term becomes zero. As R/L includes the source and the line up to the fault point, exact cancellation is not possible. But the following conditions have to be considered:

i) for h.v. lines, it can happen $X_L/R_L > X_S/R_S$ which makes the ratio X/R of the primary circuit impedance Z almost identical to that of the transmission line.

ii) for accuracy the critical point in terms of discrimination is at the far end of the line. Therefore, matching can be achieved reasonably well, if X/R is composed of the source and 85% of the line impedance.

iii) the majority of short circuits in h.v. systems occur close to the voltage maximum, because in a flashover, the line potential is raised by induction until the sum of the induced potential plus the phase voltage exceeds the line insulation limit, which obviously will occur first on the phase nearest to the voltage maximum.

iv) in digital protection, an algorithm can be employed, which takes into account the exponential term.

Hence the error caused by the d.c. offset in the impedance calculation can be considerably diminished.

A d.c. exponential can be apparent in the voltage signal too. This component is not as serious as the

corresponding one in the current, because it vanishes, when:

i) $\varphi = \varphi_{T_1}$ i.e. $X/R = X_L/R_{T_1}$ or

ii) $\alpha = \varphi$ i.e. zero voltage fault incidence angle.

4.1.2. High - frequency harmonics

If a fault occurs at a voltage maximum, the electrical energy stored in the line capacitance discharges through the short circuit and the source impedance. On a transmission line with distributed line capacitance, travelling waves are generated after a fault occurrence. The velocity of those travelling waves, which are propagated along the line and reflected at the source and at the fault point, determine the dominant high- frequency oscillation. The propagation velocity depends on the distributed inductance, capacitance and 47resistance of the line.

The dominant frequency will lie approximately in the range:

 $f_{hf} = \frac{1}{4\tau} \cdot \cdot \cdot \frac{1}{2\tau} \quad Hz \qquad (4.4)$ where $\tau = \frac{1}{v} =$ travel time of the wave between source and fault point.

l = length of the line
v = line's characteristic propagation velocity =

$$\frac{\omega}{\sqrt{zy}} \simeq \frac{\omega}{\sqrt{xy}}$$

where $\dot{z} = r+jx = Impedance$ of the line/mile and r,x,y = resistance, reactance and shunt susceptance respectively of the line/mile.

These two limits of \mathbf{f}_{hf} , depend on the source impedance $\dot{\mathbf{Z}}_{S}$

In a three phase system the travel time for phase faults(p.f.) and ground faults (g.f.) are different and different frequencies are introduced for p.f. and g.f. The ground surge is slower, therefore it introduces a lower frequency oscillation, i.e. closer to the fundamental one and hence more difficult to filter.

In addition non- harmonics are generated, caused by non- linearities in the transducers.

The electromechanical relays are inherently low- pass filters. For static relay a filtering process has to be implemented.

In digital distance relays there are two ways to filter these frequencies:

i) by a suitable choice of analog and digital filter combinations, or

ii) allowing the algorithm to take directly into account these harmonics.

In the next section, a brief discussion of the available types of algorithm for distance protection and their properties will be given.

4.2. Types of distance algorithms

Many types of distance algorithm have been proposed, but their performance depends on the sampling rate, the filtering provided and on the applied conditions.

An extensive study of their frequency- response, magnitude characteristics is given by Ranjbar.

A survey of some of the present algorithms, which compares and evaluates them according to specific criteria, has recently been published by Gilbert et.al.⁴⁹

Generally these algorithms can be divided into five categories, according to the way they perform the impedance calculation from samples of voltage and current waveforms. A brief discussion of these methods and their problems are given below.

4.2.1. The $\dot{V} = \Xi_L \dot{I}$ method

One way to describe the transmission line parameters is by using phasors i.e. $\dot{V}=\dot{Z}_{\rm L}\dot{I}$ (fig.4.3). Such a description is valid only for a steady- state condition. Under transient conditions, however, the presence of d.c. and high- frequency components will produce errors in the impedance calculations.

Such methods are:

50 i) The peak determination method.

This method finds the magnitude and the angle of







TO THE DIGITAL RELAY ANALOG INPUT

 R_{cT} = RESISTANCE OF THE C.T. $\dot{Z}_a = R_a + j\omega L_a = Z_a / \Phi_a$ = BURDEN OF THE C.T. Fig. 4.2 C.T. equivalent network



Fig. 4.3 Transmission line parameters

the line impedance, by the predictive calculation of peak voltage and peak current. To achieve this, the first derivative of voltage and current are calculated. This method is sensitive at the presence of high-frequency and d.c. components.

Rockefeller⁵¹ suggested that the effect of the d.c. component can be reduced by using the first and second derivative of voltage and current.

To remove the high- frequency components, especially those close to the fundamental, a higher-- order filter with a low cut-off frequency has to be employed. Typically a third order 90 Hz filter has to be used.

> 52,53 ii) Fourier method

By numerical computation of the Fourier series integrals, the complex value of the fundamental component of voltage and current can be extracted in rectangular form. The inherent filtering process of the Fourier analysis gives a slow but smooth and accurate response. While the Fourier method can remove the constant d.c., it cannot filter the exponential one, hence its accuracy is impaired.

Another approach to the online evaluation of the Fourier transform is described by Johns. It needs a small window of information and is independent of the power system waveforms. In addition it enables the

measurement of the line impedance to be effected at any chosen frequency. The advantage of this method is that a trip decision can be reached in an interval of about 3/4 of a cycle after the fault inception, while the previous Fourier methods require about one cycle detection time.

> 55 iii) The square- wave method

To reduce the arithmetic calculation, square waves (Walsh functions) can be used in place of the sinusoidal ones in the Fourier method. The response of this method is quite close to that of the Fourier approach.

4.2.2. The differential equation method

Another way to describe the transmission line parameters is by the equation:

$$v = R_{L}i + L_{L}\frac{di}{dt}$$
 (see fig. 4.3) (4.5)

The great advantage of this method, compared with that of the section 4.2.1, is that eq.(4.5) is valid for both steady- state and transient conditions. Therefore d.c. offset and harmonic components are recognized as valid components. However, an error is introduced as eq.(4.5), neglects the shunt capacitive effect. For long transmission lines where the capacitance discharge becomes apparent as travelling waves, harmonics and nonharmonics are generated. In such a case a simple filter, which counts for these frequencies can

be used.

Some methods, which use this equation, are:

The McInnes and Morrison method. i)

By integrating the equation (4.5) for the time intervals (t_0, t_1) and (t_1, t_2) , where $t_1 - t_0 = t_2 - t_1 = 1/4$ of a cycle, two equations can be obtained. From this pair of simultaneous equations, R_{T_c} and L_{T_c} can be calculated.

Another choice of the integration limits is mentioned by Ranjbar. If the limits are $(t_k, t_k+T \frac{N}{2})$ and $(t_{k+1}, t_{k+1} + T\frac{N}{2})$, where T = 20 ms for a 50 Hz system and N the sampling rate, then all the harmonics can be considerably attenuated.

ii) The harmonic filtering method

By selecting overlapping limits of integration chosen to eliminate low order harmonics and their multiples, a suppression of high frequencies can be achieved. For efficient and accurate calculation, the sampling rate must be a multiple of the positive harmonic order that is intended to be removed.

58 iii) Mean square error

Equation (4.5) can be rewritten as:

$$L_{L} \frac{di}{dt} + R_{L} i - v = \varepsilon (t)$$
 (4.6)

Where $\varepsilon(t)$ is the error caused by shunt capacitance and noise. The principle of the method is to calculate R_{T}

and L_{L} by minimising the error function ε (t) over a period of time (0,t).

iv) Minimisation of errors over several intervals⁵⁸

The same principle as above can be applied by dividing the interval into n parts and applying the same method. The final result is better than that of (iii), but the computation is time-consuming.

v) Solution of the differential equation by using first differences. 59,60

In the McInnes method, equation (4.5) has been solved by integration. A simpler way to solve the differential equation is by converting it to a difference equation. This method requires the minimum of computation time of all previously mentioned methods and will be examined later in more detail.

4.2.3. Curve fitting methods

All previous methods have calculated R_L and L_L by using the raw samples of voltage and current with a possible prefiltering by analogue and/or digital methods. Instead, the samples could be fitted to a predefined waveform. Hence a new pair of voltage and current can be obtained, which are exact if the analogue signals change in the assumed manner. By employing different kinds of curve fitting, the following algorithms have been published:

61 i) Sinusodial curve fit

This method fits the sampled data, to fundamental sinusoidal quantities, by using three consecutive samples. Hence it is sensitive to d.c. offsets and higher harmonics.

Another method proposed by Makino uses two samples to calculate V^2 , I^2 and $VI\cos\varphi$, where V and I are the magnitudes of voltage and current respectively and φ their phase difference. To achieve a better performance a combination of filters is employed to attenuate d.c. offsets and the higher harmonics.

ii) Least- squares fit

Thé real and imaginary parts of voltage and current can be calculated by using the sampled data being fitted to an offset sine wave with a second harmonic.⁶³

64 Sanderson employs a second order Polynomial curve fitting, prior to the inductance and resistance calculation. Equation (4.5) is used to calculate the impedance of the line.

4.2.4. Travelling wave method

After the occurence of a fault, transient travelling wave phenomena distort the waveforms of voltage and current . Some algorithms have been published based on travelling wave theory. Some of them rely on the relaying point data⁶⁵ others on data from both ends of the ⁶⁶ line.

⁶⁵ The first paper by Vitins derives the fault distance as a time delay between two quantities associated with the travelling waves at the relaying ⁶⁶ point. The other method by Takagi derives an equation which is valid only for internal faults. Both methods seem promising because of the fast response, but they require a computation of some complexity.

4.2.5. Simulation of analogue relays

67 A recent paper by Mitani simulates the conventional relay characteristics, such as mho or reactance, by employing digital techniques. A highorder digital filter is used to attenuate the d.c. offset and higher-frequency components.

4.3. <u>Criteria for the choice of an algorithm resident</u> in a microprocessor

The previous brief discussion indicates the large number of the available algorithms for distance protection. As has been mentioned the majority of them employ either a scientific or a process-contol computer.

Application of a distance algorithm in a fixed point arithmetic microprocessor implies some limitations. Firstly the accuracy of the computations will be impaired due to round- off errors. Techniques to improve these have been discussed in chapter 3. Secondly the program and data memory locations are limited. Extension of the memory is possible, but with a time penalty.

Thirdly its processing speed cannot be compared with that of large mainframe computers. The microprocessor employed here has a speed comparable to that of a minicomputer which affects the possible sampling rate.

Consequently a compromise has to be arrived at for the algorithm choice. From the point of view of microprocessor application, distance algorithms can be divided into two categories:

i) those that process a large number of samples covering a major portion of a fundamental cycle to extract information about the fundamental waveform. Although it takes longer to reach the new value of the impedance, it is reached smoothly because of the inherent filtering properties of the algorithm.

ii) those which have short data windows extending over a small portion of the cycle. As the number of the processed samples is small, they follow changes in the impedance faster than the methods of category (i). But as they might pass frequencies other than the fundamental one, their response is rather variable until they settle down to the correct value.

The most important aspect of a distance algorithm is how fast it will settle to the new operating conditions, after which the maximum permissible variations in the impedance must be about \pm 5%. Its noisy response during the transient period will not

affect the trip decision, if a suitable strategy is applied. This will be discussed in the program organisation in chapter 5.

Methods belonging to category (i) need more processing time and more memory locations that those of category (ii). So for this application it was decided to employ an algorithm of the second category to accomplish distance measurement.

As time was not critical, a digital filter was used, to remove the higher harmonics. Instead of using another filter to remove the d.c. offset, it was better to use an algorithm which took it into account.

Two more reasons contributed to this decision:

i) The advantages of a non- switched distance scheme have been examined in chapter 2. These advantages apply also to a digital scheme. This implies that between two samples, six impedance algorithms have to be computed, producing continuous tracking of changes due to possible fault disturbances, to run this program in real time i.e. before the arrival of the next sample, a simple algorithm has to be applied.

ii) Experience has shown that considerable time is needed for the handling and modification of the data, in a form which can be used by the subroutines. So the calculation for the actual impedance has to be kept to a minimum.

4.4. The distance algorithms programmed in the dedicated microprocessor

A simple algorithm which can cope with the d.c. offsets can be obtained by solving the differential equation of the line using first differences.

As has been mentioned earlier, for long h.v. transmission lines, a filter has to be used for any method based on this description because of errors introduced by travelling waves and other effects. Therefore instead of using the McInnes and Morrisonmethod, which has inherent filtering properties due to the integrations, it was decided to use the simpler solution of the differential equation (4.5) with an appropriate filter.

At the next subsections the filter process and the algorithms employed are discussed.

4.4.1. The filtering process

A sampling rate which permits the execution of the algorithm has to be determined. The faster the sampling rate, fewer will be the numerical errors. It 48 has been found that 8 samples/cycle is a good compromise, as 2.5ms are available for the processing time.

It is well known in communication theory that if an analogue signal is sampled, the conversion will be distortionless if the signal is bandlimited i.e. it does not contain frequencies greater than half the sampling

frequency. Otherwise an aliasing effect takes place which means that higher frequencies are folded back and appear as lower frequencies. This is caused by the sampling process at equally spaced points. Once the sampling has been performed, the effect cannot be mitigated.

The only way to avoid such a distortion is by ensuring that the analogue signal is bandlimited, by employing an analogue lowpass filter with a cutoff frequency less than the half of the sampling frequency, i.e. equal to the Nyquist frequency.

As the sampling rate is 400 times per sec., that means that the Nyquist frequency is 200 Hz, hence an analogue filter having a cutoff frequency of about 200 Hz has to be constructed. To ensure sufficient filtering, a second- order Butterworth active lowpass filter with a cutoff frequency of 180 Hz was implemented, using the design tables of ref.69. The circuit details of the filter are shown in Appendix 5.

Such a filter was applied to all current and voltage waveforms sampled from the three-phase system. By using the group delay characteristics graphs of Butterworth filters, it can be shown that the group delay for the system fundamental frequency (50 Hz) is 1.376 ms.

The removal of the unwanted harmonics was accomplished by digital filtering. The voltage waveforms

are most seriously affected by the presence of higher harmonics, but both voltage and current have to be filtered by the same amount, otherwise a phase difference will be introduced. For the same reason, the filtering has to be done by digital, rather than analogue techniques. Analogue filters, because of the drift of the analogue components can have non- matched phase responses, i.e. different phase delays. To build analogue filter with low drift, expensive devices have to be used. As a digital filter is advantageous and processing time is available, digital filtering at this stage is preferable.

The filter used is a second- order Butterworth lowpass digital filter with a cutoff frequency of 120 Hz. The choice of such filter is based on the conclusions of reference 47 . By using equation (4.4) and the data of a typical 230 KV or 400 KV transmission line, it can be shown that for a line 300 miles long the highest minimum frequency will be about 124 Hz.

For a shorter line, this filter might be unnecessary, as the analogue antialiasing filter is present. Hence the relay has two options, i.e. if filtering is desirable, the digital filter routine is activated by a switch on the front panel of the relay. The group delay for a digital filter will be longer than 71that of an analogue equivalent. For the specific filter
the group delay at 50 Hz is 2.4 ms.

The transfer function of the digital filter is:

$$H(z) = a_0 \frac{1 + a_1 z^{-1} + a_2 z^{-2}}{1 + b_1 z^{-1} + b_2 z^{-2}} = \frac{Y(Z)}{X(Z)}$$
(4.7)

where X(Z) = Z-transform of the input x(t)

Y(Z) = Z-transform of the output y(t)

As the filter process has to be repeated six times for a three- phase system, a configuration which requires the minimum of data- memory locations was applied.

Such a configuration is shown in fig. 4.4., called " direct realization ". Its software realization in the microprocessor is shown in fig. 4.5.

The filter's coefficients have been calculated 72 by using the bilinear techniques and are:

 $a_0 = 0.391336$ $a_1 = 2.000$ $a_2 = 1.000$ $b_1 = 0.369527$ $b_2 = 0.195816$

Since most of the coefficients are fractional numbers, there are two ways of implementing them. One way is to generate them by multiple shifting additions and subtractions. The second way is by using the fractional multiplication command (see chapter 3). Both methods can only give approximated values of the



Fig. 4·4 Direct block diagram of the second-order digital filter



Fig. 4.5 Software realization of the digital filter shown in Fig. 4.4

٠

ł

coefficients. The second method is faster in execution, requires less memory locations and the approximated coefficients can be very close to the computed ones. The reason for trying to achieve a close approximation of the filter coefficients is that quantization of them is equivaltent to an additive source of noise. Such a process can affect the stability of the filter. The filter's frequency response and impulse response can be seen in fig. 4.6, for the computed and the approximated coefficients. This approximation does not affect its performance significantly.

The approximated coefficients are:

 $a_0 = 0.390625$ $b_1 = 0.369141$ $b_2 = 0.195313$

To demonstrate the ability of the filter to filter out higher harmonics, the oscillograms of fig. 4.7 have been taken by generating harmonics in the transmission line model used. The analogue signal is passed through the antialiasing filter, and then after the digital conversion is filtered by the digital filter implemented with the approximated coefficients in the microprocessor. It requires a processing time of about 45 μ s for each signal at each sample. The harmonics shown in fig. 4.7 have been generated by connecting a 65μ F capacitor at the relaying point and applying a fault on





---- Computed coefficients

Approximated coefficients





the transmission line.

After the voltage and current filtering has been accomplished, the next step is to compute R_L and L_L as seen by the relay, by using the filtered samples.

4.4.2. Mathematical basis of algorithm

The differential equation (4.5) is used to describe the transmission line with the unknowns $\rm R_L$ and $\rm L_{T_s}$.

In fig. 4.8 successive samples 1,2,3,4...of voltage or current are shown. There are three ways in selecting the points for which eq. (4.5) can be solved from these samples.

i) The midpoints formula

This method solves eq. (4.5) at the midpoints between two consecutive samples i.e. 1c, 2c, 3c..., by calculating v,i and di/dt at these instants.

By considering first differences, i.e. a straight line approximation between two consecutive sample points, the following quantities can be computed:

$$\mathbf{v}_{1c} = \frac{\mathbf{v}_{1} + \mathbf{v}_{2}}{2} \quad \mathbf{i}_{1c} = \frac{\mathbf{i}_{1} + \mathbf{i}_{2}}{2} \quad \frac{\mathrm{di}_{1c}}{\mathrm{dt}} = \frac{\mathbf{i}_{2} - \mathbf{i}_{1}}{\mathbf{t}_{2} - \mathbf{t}_{1}} = \frac{\mathbf{i}_{2} - \mathbf{i}_{1}}{\mathrm{h}} \quad (4.8)$$

Where $h = \frac{2\pi}{\omega N}$ is the sampling interval in secs, and N is the sampling rate in Hz.

The same procedure can be repeated for the midpoint 2c. Generally, the first midpoint is called A, and the second



Fig. 4.8 Waveform of voltage or current and its samples

.

one B.

Consider as:

$$\begin{array}{cccc} \mathbb{V}A = \mathbf{v}_{1} + \mathbf{v}_{2} & \mathbb{V}B = \mathbf{v}_{2} + \mathbf{v}_{3} \\ \mathbb{C}A = \mathbf{i}_{1} + \mathbf{i}_{2} & \mathbb{C}B = \mathbf{i}_{2} + \mathbf{i}_{3} \\ \mathbb{D}CA = \mathbf{i}_{2} - \mathbf{i}_{1} & \mathbb{D}CB = \mathbf{i}_{3} - \mathbf{i}_{2} \end{array} \right\}$$
(4.9)

Then the following pair of simultaneous equations can be formulated by using equation (4.5) at the instants A and B.

$$\begin{array}{c} \text{VA}=\text{R}_{L}\text{CA}+\frac{2\text{L}_{L}}{h} \text{ DCA} \\ \text{VB}=\text{R}_{L}\text{CB}+\frac{2\text{L}_{L}}{h} \text{ DCB} \end{array} \right\} (4.10)$$

By algebra, the values of $R^{}_{\rm L}$ and $L^{}_{\rm L}$ can be obtained, as follows:

$$R_{L} = \frac{VA DCB - VB DCA}{CA DCB - CB DCA} = \frac{N_{R}}{D}$$
(4.11)
$$L_{L} = \frac{h}{2} \frac{VB CA - VA CB}{CA DCB - CB DCA} = \frac{h}{2} \frac{N_{L}}{D}$$
(4.12)

If pure sinusoidal signals are considered, then it can be seen that the quantities present in (4.11) and (4.12) are not the true values of the analogue signals. Specifically they are: $VA=2\hat{V}\sin(\omega t+\varphi-\frac{\pi}{N})\cos\frac{\pi}{N}$ $VB=2\hat{V}\sin(\omega t+\varphi+\frac{\pi}{N})\cos\frac{\pi}{N}$ $CA=2\hat{I}\sin(\omega t-\frac{\pi}{N})\cos\frac{\pi}{N}$ $CB=2\hat{I}\sin(\omega t+\frac{\pi}{N})\cos\frac{\pi}{N}$ (4.13) $DCA=2\hat{I}\cos(\omega t-\frac{\pi}{N})\sin\frac{\pi}{N}$ $DCB=2\hat{I}\cos(\omega t+\frac{\pi}{N})\sin\frac{\pi}{N}$ where \hat{V},\hat{I} are the voltage and current amplitudes

respectively and φ their phase difference.

Therefore because of the sampling process some constant terms are introduced in $\mathbb{N}_{\mathbb{R}}, \mathbb{N}_{\mathbb{L}}, \mathbb{P}$, shown in eq.(4.14)

$$N_{R} = -(2\sin^{2}\frac{2\pi}{N}) \quad \tilde{VIcos} \varphi$$

$$N_{L} = -(4\cos^{2}\frac{\pi}{N}\sin\frac{2\pi}{N}) \quad \tilde{VI} \quad \sin\varphi \qquad (4.14)$$

$$D = -(1-\cos\frac{4\pi}{N}) \quad \tilde{I}^{2}$$

For a sampling rate of 8 samples/cycle, these become:

$$N_{R} = -VI\cos \varphi$$
 (4.15a)
 $N_{L} = -2.414 VI\sin \varphi$ (4.15b)

$$D = -\hat{I}^2$$
 (4.15c)

But:

7

$$R_{L} = \frac{\hat{V}}{\hat{I}} \cos \varphi$$
 and $X_{L} = \frac{\hat{V}}{\hat{I}} \sin \varphi$ (4.16)

comparing eq.(4.15) and eq.(4.16) it can be seen for the selected sampling rate, that the only term needing correction is N_L . As will be seen in chapter 5, this correction does not need the additional multiplication, as this term can be taken into account in the reactance limit.

This method needs a data window of 2 sampling intervals i. e. 3 samples. Referring to fig. 4.8, the calculations start after sample 3, by using the values at the midpoints 1c, 2c. Then the next sample (point 4) enters and the calculation is continued, by using the midpoints 2c and 3c and so on. ii) The sample formula

Instead of evaluating eq.(4.5) at the midpoints 1c and 2c, the actual samples 2 and 3 can be used, then only di/dt has to be computed.Samples 1 and 3 are needed for(di/dt)₂ and samples 2 and 4 for (di/dt)₃.

Thus a data window of 3 sampling intervals is necessary. To avoid this, a new method has been devised which uses one sample and one midpoint, as shown next.

iii) The sample and midpoint formula.

The two points used are the sample point 2, and the midpoint 2c, hence point 1c of the midpoint formula has been replaced by sample point 2. That means that the computation moves faster to the postfault data.

By following the same nomenclature as previously, it can be seen from fig. 4.8 that:

VA=v ₂	VB=v2+v3	
CA=i2	CB=i ₂ +i ₃	(4.17)
DCA=i3-i1	DCB=i3-i2	

Again if pure sinusoidal data are considered, the following corrections are needed, because of the sampling process:

$$\begin{array}{ccc} VA = \hat{V}\sin(\omega t + \varphi) & VB \\ CA = \hat{I}\sin(\omega t) & CB \\ DCA = 2\hat{I}\cos(\omega t)\sin\frac{2\pi}{N} & DCB \end{array} \end{array} \begin{array}{c} \text{same as} & (4.18) \\ \text{previously} \end{array}$$

To apply (4.18) in (4.11) and (4.12), DCB has to be multiplied by $4\cos^2 \frac{\pi}{N}$. Therefore in place of DCB in (4.11) and (4.12), 3.414 DCB is used. This requires one more multiplication than method(i). By substituting the expressions (4.18) and the modified DCB, in (4.11) and (4.12) it can be found that for 8 samples/cycle:

$$N_{R} = -\hat{VI}\cos\varphi$$
(4.19a)

$$N_{L} = -(\sin\frac{2\pi}{8})\hat{VI}\sin\varphi = -.707 \quad \hat{VI}\sin\varphi$$
(4.19b)

$$D = -\hat{I}^{2}$$
(4.19c)

This method needs again a data window of 2 sampling intervals. The calculations begin after sample 3, using points 2 and 2c, then at the next sample the points 3 and 3c are used and so on.

4.4.3. Response of the algorithms

To compare the response of these algorithms, data have been received from the model of the line and the program has been run off-line on a main-frame computer.

Fig 4.9 refers to the midpoints formula. It can be seen that the reactance during the prefault period is not steady caused by the numerical errors. The tests shown in the following figures have been carried out using a resistive load. The only reactance present in the model was that of the transmission line. The power factor for these tests was 0.997 i. e. $\varphi = 4.4^{\circ}$. As N_L is analogous to sin φ , and sin φ is in the neighborhood of



Fig. 4.9 Response of the midpoints formula

zero, it is almost linear with a very steep slope. Small changes in the angle will produce a big change in the value of $\sin \varphi$. Taking into account the A/D converter resolution and the fact that the prefault current is small, then errors are introduced because of the quantization of the current signal. The switching- gain amplifiers⁴ will improve the results in such cases. In addition the offsets present in the antialiasing analogue filters, introduce further errors, especially in the region of zero current.

Tests have been carried out, by connecting a motor at the far end of the line lowering the power factor to 0.96 i. e. $\varphi = 17^{\circ}$. Fig. 4.10 compares the results under these two different types of load. It can be seen that the algorithm behaves within the specified accuracy, i. e. about $\pm 5.2\%$. The inaccuracy in the reactance calculation with resistive load is not critical because the resistance computed is accurate and well outside the trip area, therefore the relay is stable.

Fig. 4.9 shows that the resistance needs 6 sampling intervals to move inside the resistance limit, while the reactance needs 5 sampling intervals. Therefore a total time of 15ms is necessary for the fault to be detected at 8 s/c. It can be seen that the response is noisy during the first two intervals,





(b)R-X response with $\cos\varphi = 0.96$

because of the short data window.

Fig. 4.11 has been obtained for the same type of fault by using the midpoint and sample formula from which the detection time achieved is the same as previously. It will be seen later that for faults up to 50 % of the line, the detection time is less that the first method.

As method(iii) moves faster to the fault data, the response is more noisy. In fig. 4.11 it can be seen that after the fault inception, two spikes occur, which are outside the trip zone.

Fig. 4.12 has been recorded by using the same method as in fig. 4.11, but with a simple averaging of the reactance. By doing so, the response becomes smoother i. e. the spikes are not so large in amplitude. With the averaging, the fault is detected in 12.5 ms, i. e. faster response has been achieved for the far end of the line.

While the averaging process can show such an improvement, consider now fig. 4.13 computed by the microprocessor. The fault is at the end of zone 1 and there is a big spike in the positive direction. Averaging for this case will give a slower response than the one obtained by a direct application of the midpoint and sample formula.

The responses of fig. 4.11 and 4.13 have been



Fig. 4.11 Response of the sample and midpoint formula



Fig. 4.1? Response of the sample and midpoint formula with reactance averaging



recorded under different inception angles. In fig. 4.11 the fault angle was 0° , while in fig. 4.13 it was 90° . In both cases digital filtering has not been used. Filtering will improve the response, but not dramatically, as the spikes are caused by the short data window. Therefore the averaging improves marginally the detection time for faults up to 75% of zone 1, and impairs it for faults at the far end of the line.

Hence two options are open:

i) The sample and midpoint formula without averaging, which gives the same detection time as the midpoints formula, but a faster response for faults up to 50% of the line.

ii) The same formula, but with reactance averaging.

In chapter 6, the performance of the dedicated relay by using the midpoints method and the sample and midpoint formula without averaging will be compared. But firstly, the way the output values are converted into a relaying decision will be described. This procedure, the program organisation and the additional features of the relay will be given in chapter 5.

CHAPTER 5

PROGRAM CONFIGURATION

5.1 Introduction

The performance of the relay depends on the way the software is organised. The main objective is to build a program which meets all the specifications as simple and as reliable as possible. In addition, all the calculations need to be performed before the arrival of the next data block, otherwise the unit will run out of synchronism. One final requirement is that the program length must be kept within the 2K limit. This suggests that the program has to be built in blocks of subroutines called by a main program. By doing so, although the execution time will be increased, as long as the algoritm runs in less than a sampling interval, no problems are introduced. By organising the software in such a way, the program remains quite general and modifications can be easily introduced by rewriting the subroutines.

Other advantages are:

i) tests on relay operation becomes easier as the program is building- up in blocks.

ii) in later versions of the relay, these subroutines can be coded in microinstructions producing faster response, fewer main program memory locations required and the generation of a higher - level protection

purpose- oriented language.

In this chapter the way the fault program is organised and the provision of other facilities are discussed.

5.2 Configuration of the main program

Fig. 5.1 presents the flowchart of the main program. It begins with the initialising routine, which resets or clears some flags and data- memory locations. In addition, the relay settings are specified by reading the switches of the control panel. Ideally the relay settings will be in the constant store, but as they are different for the two algorithms, it is better for testing purposes to store them in the data- memory. The way the relay settings are defined will be discussed in the subsection 5.4.2.

As has been examined in chapter 4, the employed algorithms have a data window of 2 sampling intervals. Therefore when the relay is switched on for the first time, the first two samples are used to calculate the quantities VA,CA,DCA,VB,CB,DCB. Impedance calculations start after the first two samples.

As the program has been arranged, such that no starting elements are necessary, all six impedances are evaluated with the sequence R-G, Y-G, B-G, Y-B, B-R, R-Y. When the program has finished with the execution of the six impedances, it goes back to the beginning of the





<u>د</u>.... 22

Fig. 5-1 Continued

Nth sample. The program stays inside this loop, until an internal fault has been detected, after which it jumps to the post- fault routine.

In appendix 6, the program listings, the data and constant store locations and the flags table are given.

In the next sections, the main facilities provided by the relay will be described.

5.3 Auxiliary subroutines

Fig. 5.2 shows the flowcharts of some subroutines, needed to form functions of the voltage and current samples. For example " LOAD " stores the samples, and converts the 10-bit data to 16-bit words, " INIT " resets some data locations and inputs the settings, " RC " calculates the residual current, " PHASE " computes the phase voltages, " GR " performs the zero- sequence compensation for the three line currents and voltages, while " PH " does the phase compensation, " B " calculates the quantities VB,CB,DCB and finally " ZERO " checks for a data sample of zero value. " FILTER " implements the digital filter discussed in chapter 4. This subroutine acts upon a request from the front panel (setting of the switch 15).

5.4 The impedance calculation

The purpose of this routine, shown in fig 5.3 is to calculate the quantities $\rm N_R$, $\rm N_L$ and D. Afterwards





Note :-

R - Normal return

(N) = Return to main program entry point N

(IAN) = Return to the main program, indirectly entry point N

125

Fig. 5.2 Continued

<u>PH</u>



Fig. 5.3 The impedance calculation flowchart



the resistance and reactance is computed and compared with the corresponding limits.

In chapter 3, the difficulties involved in the microcoding of the division instruction have been discussed. Therefore, an alternative way to avoid division has been used.

The transmission line model, used for the tests does not have the same ratio X_L/R_L for the different taps, as can be seen in fig. 5.4. Therefore the line cc' can be considered as a composition of the transmission line added to a resistive fault.

By employing this model the p. u. values of a system with a primary network ratio (X/R) of 6.5 can be simulated, i. e. a typical 230 KV system. The maximum lenght of the line simulated is 135 miles.

The chosen pclar characteristic for zone 1, is the area ABCD.

Hence the following conditions have to be met:

$$0 < X = \frac{N_{L}}{D} < X_{L}$$
 (5.1)

and

$$0 < \frac{N_{\rm L}}{D} < (\frac{N_{\rm R}}{D} - R_{\rm a}) \tan \varphi \qquad (5.3)$$

or

(5.2)

If, instead of dividing by D, a multiplication is executed then

 $0 < X < (R-R_a) \tan \varphi$

•



Fig. 5.4 The relay characteristic

eq. (5.1) and (5.3) become

$$\begin{array}{c} N_{L} < 0 & (5.4) \\ N_{R} < 0 & (5.5) \\ N_{L} - X_{L} D > 0 & (5.6) \\ \end{array} \right) if D < 0 \\ N_{L} - N_{R} \tan \varphi + R_{a} D \tan \varphi < 0 & (5.7) \end{array}$$

The above inequalities are reversed, if D > 0. Therefore an internal fault will be detected, if the inequalities (5.4), (5.5), (5.6), (5.7) are valid. Such a procedure does not compute the resistance and reactance values, but it achieves an accurate and fast fault detection decision. This is not a drawback, as the dedicated relay communicates with a monitoring computer, in which the division can be executed off- line at a later time.

In (5.6) and (5.7), N_R and D must be 16-bit numbers, otherwise an erroneous result will be produced by the multiplication instruction. The double-precision instructions written can be useful in handling numbers bigger than $(2^{15}-1)$. The procedure followed can be seen in fig. 5.2, where by multiple double-precision shifting to the right, numbers smaller than $(2^{15}-1)$ are produced. By calculating the maximum number possible to be generated by computation, it is found that $D = 750\ 000$. The program as written can handle numbers up to 4 194 303. The number of the required shifts is not fixed but variable according to the size of the quantities $N_{\rm R}$ and D.

The error introduced by scaling is very small. For example consider the inequality (5.6). By executing n shifts to the right, (5.6) becomes

$$\frac{N_{\rm L}}{2^{\rm n}} - X_{\rm L} \frac{D}{2^{\rm n}} > 0$$
 (5.8)

As long as $N_L - X_L D^{>2^n}$ the inequality (5.8) will lead to the same result as (5.6). If $N_L - X_L D = 2^{n-1}$, then $N_L - X_L D/2^n = 1/2$, which means that the processor will detect $(N_L - X_L D)/2^n = 0$, because it

handles integer numbers. Such a case corresponds to:

$$X = \frac{N_{L}}{D} = X_{L} + \frac{2^{n-1}}{D}$$
(5.9)

But as D is a large number, the error term $2 \frac{n-1}{D}$ is quite small. On the other hand, (5.9) suggests that (5.8) gives an erroneous result for faults close to the setting point. For such faults the current is comparatively small and D will also be small and so scaling was not considered necessary.

There are two exits from the impedance routine. The first corresponds to an internal fault and the second to an external fault or to normal operation. For each impedance calculation, a counter is assigned, the value of which controls the trip signal to the circuit breaker.

The counter is reset to 3 if no internal fault is detected, i. e. if the inequalities (5.4) - (5.7) are invalid, otherwise the counter is decremented by one. If the relay computes that an internal fault persists for 3 consecutive samples, it sends a trip signal to the CB. In addition, some other flags are set which will be useful for the fault output report. If graphics have been requested, the relay opens the CB and selects the corresponding data to be plotted. This process will be described later. Fig. 5.3a shows the flowcharts of the program followed, after a fault has been found.

5.4.1 The zone selection

The calculations previously discussed are referred to zone 1 settings. In addition, a starting element for the zone 2 and the zone 3 timers has to be included.

The starting element calculation is an impedance test similar to that for zone 1, but with a different setting, such as to embrace zone 3. To save processing time for other operations, only three starting calculations are executed in each sampling interval. So in one sampling interval, the starting calculations for g.f.s are executed, in the next the same procedure is repeated for the p.f.s and so on. Therefore, if the fault is in zone 1, it will be detected without any delay, while, if the fault lies somewhere in zone 2 or 3, it

might be detected 2.5ms later, but such an error is not critical.

For each of the six impedances, an independent timer is provided. To make the program more efficient the following format has been assigned to the timers:



Bit 15 is the identification bit for zone 2 Bit 14 is the identification bit for zone 3 Bits 0 - 9 contain the negative of the time delay in multiple of 2.5ms.

For example, the initial value of a five cycles timer for zone 2 is:



- 40 i. e. 100 ms

The relay provides an independent 3- zone scheme for each impedance calculation. If the fault has been removed, then the starter is reset and computation continues in the normal mode, i. e. zone 1 for every sample and the starting zone for every other sample. The flowchart of this scheme is shown in fig. 5.5.

As can be seen in fig. 5.4, the right hand limit of the characteristic, for simplicity has been kept the same for all zones. The limits for zones 2,3 and starting depend on the specific application.



Fig. 5.5 Zone selection routine (ZS)

.

5.4.2 The relay settings

The zone settings are defined in exactly the same way as for conventional relays, i. e. in terms of the secondary reactance and resistance. The only difference is that now the secondary quantities are the outputs of the anti-aliasing analogue filters, therefore all the intermediate gains have to be taken into account. In addition the correction terms discussed in chapter 4, need to be included. It has been found that

$$(N_L)_{computed} = C(N_L)_{real}$$
 (5.10)

where

C= 2.414 for the midpoint algorithm

C= 0.707 for the sample and midpoint algorithm.

From eq.(5.6) and (5.7) it can be seen that the quantities to be defined are $X_{\rm L}$, tan φ and ($R_{\rm a}$ tan φ). Substituting (5.10) in (5.6) and (5.7) the quantities to be defined are:

$$C X_{T}, C \tan \varphi, C R_{a} \tan \varphi$$
 (5.11)

)

Appendix 5 gives the attenuation of the voltage and the current signals as 82.87 and 6.05 respectively.

Therefore
$$R_a = \frac{\left(\frac{R_a}{p_{primary}}\right)}{13.69752}$$
 (5.12)

and
$$X_{L} = \frac{(X_{L})_{primary}}{13.69752}$$
 (5.13)
In the test rig used:

(R _a) primary	$tan \varphi =$	2.8417 2]
tanφ	=	3.67	(5.14)
(X _L) _{primary}	=	4.12	J

By substituting (5.14) in (5.12) and (5.13), gives

 $R_a = 0.2074609 \Omega$ $X_L = 0.299324 \Omega$

Therefore the settings for the midpoints (A), and the sample and midpoint (B) algorithms are as in table 5.1.

TABLE 5.1

THE	RELA	Υ	SETT	INGS

Quantity	Algor.	Real	Approximated		
C X	A	0.722568	0.722656 (8-binary bits)		
C.T	В	0.211622	0.2109375 (8-binary bits)		
C tano	A	8.85938	8.875 (3-binary bits)		
ο σαπφ	В	2.59469	2.625 (3-binary bits)		
C P tone	A ·	0.500811	0.5 (1-binary bit)		
	В	0.146674	0.1484375 (7-binary bit)		

5.5 Close-up faults

During a close- up fault, the voltage collapses to a very small value. As the A/D resolution is 19.57mv, the representation of this voltage to the relay cannot be accurate, unless the gain ranging amplifiers discussed in chapter 3, are used. Such a voltage representation might give an erroneous result because of numerical errors.

In the event of a close-up fault, the main function is to determine if the fault is in front of the relay or behind it. Accurate calculation of the impedance value is not necessary. In conventional relays, there are two ways to solve this problem employing cross-- polarisation or memory principles.

In the cross- polarisation scheme, a voltage called the " polarising voltage " is obtained from a pair of sound phases. But in the event of a close-up 3- phase fault, there is no polarising voltage, so this scheme fails to operate under 3- phase faults.

The memory principle employs a memory circuit which preserves the prefault voltage by a resonant circuit tuned to 50 Hz. The latter method will always work except in the case of closing the CB onto a line line already having a 3- phase fault. (e.g. earthing leads are not removed).

Although these methods have been extended to

digital protection, there is a trade off on which method to choose. Cross- polarisation is easier to program as it does not need prefault samples, but it cannot be used in the event of a 3- phase fault. Therefore the memory principle has been applied here. To cover the case of switching-on to a 3- phase solid fault, another program i, e. the switch- on- fault has been written, which will be examined in the subsection 5.5.4.

5.5.1 Close-up detection

There are three ways which can be employed to identify a close-up fault:

- i) by an over-current detector
- ii) by checking for small values of reactances or

iii) by monitoring the voltage samples.

Method (i) is dependent on the loading conditions of the system. On the other hand, the current amplitude calculation will need extra processing time.

Method (ii) is reliable and independent of the network characteristics, but it needs considerable processing time, because the implemented algorithm does not compute the actual value of the reactance.

Method (iii) checks every voltage used in the six impedance calculations, i. e. V_a , V_b , V_c , $V_A = V_b - V_c$, $V_B = V_c - V_a$, $V_C = V_a - V_c$. If any of them has been found below

a predefined limit for two successive sampling intervals, then a close- up fault is diagnosed. The threshold voltage below which a fault is classified as close-up depends on the resolution of the A/D converter and on the attenuation of the voltage signal. Knowing these parameters, the minimum voltage, which leads to accurate impedance calculations can be found. Below this voltage the fault has to be classed as a close- up. Typical reach of the close- up detector is about 5 miles for a 100 miles long line.

In fig. 5.6 the subroutine " CU " detects the occurence of close-up faults. If one of the voltages collapses below the threshold limit, then a flag is set (CUF) and at the same time the corresponding close-up phase flag is set according to the table 5.2.

Voltage \langle Threshold	Type of close-up fault
٧a	R-G
V b	Y-G
^V c	B-G
v _A	Y-B .
۷ _B	B−R
v _c	R-Y

TABLE 5.2

Some other operations also take place, which are concerned with the setting of some pointers for calling the corresponding prefault voltages.

5.5.2 The voltage update routines

As has been discussed previously, the memory voltage principle has been applied, therefore a subroutine which stores the samples over a cycle is needed. Because the incoming samples after the fault occurence will overwrite previous data, it is necessary to store the samples for two cycles. Such a process needs 48 data locations. The initial design of the processor however included 128 data locations, therefore a different method was required with less storage. As it takes less than a half cycle to classify a fault as a close-up, storage of voltage for 1 1/2 cycle will be sufficient. By following this procedure, the program becomes more complicated and more processing time is consumed.

Fig. 5.6 shows the flowcharts of the subroutines used by the close-up algorithm. The subroutine STORE saves the voltages of the 3 phases in a data block arranged in a ring mode.

Because of the direct addressing applied to the data store, modifications of the subaddress bus are not possible. A pointer is assigned to address different sections of the main program, each one specifying explicitly the addresses of the voltage samples data store. The control of this pointer is implemented by an indirect indexing mode as discussed in chapter 3.

When a fault is classified as close-up, the

STORE routine is disabled, and the routines PFNI, PFC are used to control the substitution of the sample voltages by the corresponding prefault voltages. These two programs would be much simpler if the voltages are stored for two cycles. Fortunately the next version of the digital relay will include 512 data locations, this procedure becomes possible, thus simplifying the program.

5.5.3 The impedance calculation for close-up faults

Holden and Morrison have shown that by using the corresponding prefault voltage samples in place of the real ones, a pseudo - impedance can be calculated. This value is meaningless, but its sign defines the position of the fault i. e. in front or behind the relay.

In the impedance calculation routine, a check is made, if the close-up fault flag is set, following which the signs of the quantities N_L and D are checked. If N_L and D have the same signs, then the fault is internal, while for N_L and D with different signs, the fault is external and the ECUF (external close-up flag) is set. As a back-up facility, the relay opens the CB, if the external fault persists for a specified number of cycles.

5.5.4 Switch-on-fault (SOF)

The "SOF " subroutine, shown in fig. 5.6 runs only for the first cycle after the instant of the CB





switching-on. If the voltages V_A , V_B , V_C are below a limit, then a 3- phase close-up fault is present on the line. Identification of such a condition for 3 consecutive instants, generates a trip signal to the CB and the message of fig. 5.13e is typed on the teletype.

5.6 Out-of-step blocking

In chapter 2, the problem of blocking the CB under a power swing condition has been discussed. Discrimination between a fault and a power swing is achieved because the impedance seen by the relay during a power swing varies slowly. Therefore in fig. 5.7 the impedance during a fault moves from A to B almost instantly, while a predefined time delay is normally associated with the same movement during a power swing. Two settings have to be specified i. e. $R_{\rm b}$ and ϕ . Point A corresponds to a machine angle which must not encroach the steady-state load conditions of the system. Therefore for the specific source impedances and e.m.f's, $R_{\mathbf{b}}$ can be defined. The angle φ can be the same as that for the right- hand side of the trip characteristic. The second limit of the power swing locus is the right-hand side of the quadrilateral characteristic.

According to the mean speed of swing between the points A and B, the mean time required to traverse between these two points can be defined. Fig. 5.8 shows the flowchart of the out-of-step blocking program. The



•

Fig. 5.8 Out-of-step blocking program

OOSC (out-of-step counter) is incremented as long as the operating point lies somewhere between A and B. The two checks are:

$$N_{A} = N_{L} - N_{R} \tan \varphi + R_{a} D \tan \varphi > 0 \qquad (5.15)$$

and
$$N_L - N_R \tan \varphi + R_b D \tan \varphi < 0$$
 for $D < 0$ (5.16)

To save computation time, as $R_b = R_a + R_{ab}$, eq. (5.16) is written:

$$N_{A}+R_{ab}Dtan\phi<0$$
 (5.16a)

As can be seen in fig.5.3a, when the operating point moves inside the polar characteristic the value of OOSC is checked. If it is smaller than the predefined limit the relay trips, otherwise the trip decision is blocked and the program continues its normal looping.

The out-of-step blocking relay has been implemented for one phase only, because a power swing is a three-phase condition.

5.7 Active and reactive power measurement

In chapter 4 it has been found that: $N_{\rm R} = -\hat{V}\hat{I} \cos \varphi$ (5.17) $N_{\rm L} = -\hat{C}\hat{V}\hat{I}\sin \varphi$

where C is the correction factor.

If eq. (5.17) are divided by -2, then the r.m.s. active (P) and reactive (Q) power flowing from or to the relaying point can be computed. To obtain the 3-phase power values, the corresponding values of N_R and N_L for the RG, YG and BG calculations have to be added.

In chapter 4, the variation of N_L with loads having power factors close to unity has been discussed. To achieve a reliable measurement of P and Q, the average of N_R and N_L is taken over a cycle.

Fig. 5.9 shows the routine PQM, which controls the computation of P and Q. Information required in the fault report includes the prefault values of P and Q for which, these values have to be stored for three consecutive cycles. Fig. 5.9 shows, how the relay outputs to the monitoring computer values of P and Q upon a request from the operator.

5.8 The post-fault routine

After a fault has been detected, the relay sends a command to the CB, but the CB contacts remain closed for the next 2 cycles. Therefore during the first cycle after fault detection, reliable computations can be still carried out thus obtaining a more accurate result.

During this cycle a more accurate calculation of the position of the fault is determined. The subroutine " SELECT ", shown in fig. 5.10 runs the impedance algorithm calculation initiating the trip command, and its average is taken over one cycle.



Fig. 5.9 The flowcharts for the P and Q measurements



At the same time the r.m.s values of the fault current at the relaying point and the residual current are computed, from the equation (5.18)

$$I_{\rm rms} = \frac{\pi}{T\sqrt{2}} \int_{0}^{T/2} i \sin\omega t dt \qquad (5.18)$$

For a more accurate calculation of these currents, the 76 integration is performed using Simpson's method i.e.

$$a+2hn \int f(x) dx = \frac{h}{3} \{f(a)+4f(a+h)+2f(a+2h)+4f(a+3h)+\cdots+f(a+2hn)\}$$

a
(5.19)

where a is the starting sample,

h the sampling interval = $\frac{\pi}{4}$ for 8 s/c and f(x) is defined by equation (5.18).

Fig. 5.11 shows how this integration has been implemented in the microprocessor. Finally the type of fault is classified, according to the values of the six counters assigned to each of the six impedance calculations, and identified according to table 5.3.

The post-fault program is organised as in fig. 5.12. At the end of this post-fault cycle, the dedicated relay outputs to the monitoring computer the information shown in fig. 5.12, to be used by the report program, discussed in the following section. After that, the program waits in a loop, until the CB opens its contacts, stopping the CB clearance time counter, so the CB

TABLE 5.3

CLASSIFICATION OF THE FAULT TYPE

COUNTER	R-G	Y-G	B-G	в-ч	R-B	Y–R
R-G	\checkmark					
Y-G		\checkmark				
B–G		-	\checkmark			
В-Ч				\checkmark		
<u>Ŗ</u> -В					\checkmark	
Y-R						\checkmark
B-Y-G		\checkmark	\checkmark	\checkmark		
R-B-G	\checkmark		<i>\</i>		\checkmark	
Y-R-G	\checkmark	\checkmark				\checkmark
R-Y-B				\checkmark	\checkmark	\checkmark
R-Y-B-G	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark

Note: \checkmark means corresponding counter = 0

.

.





operating time can be reported. The program then exits from this routine to the autoreclosing program discussed in the section 5.10.

5.9 The report program

One of the advantages of digital protection is the information that can be obtained about the status of the power network as seen at the relaying point.

This information is processed offline by the monitoring computer. The available reports printed on the teletype are shown in fig. 5.13.

In fig. 5.13a, b, c typical reports for a fault inside the line are shown. Fig. 5.13d indicates that the autoreclose has functioned once, and found that the fault was permanent. Fig. 5.13e has recorded a fault caused by closing the CB onto a line submitted to a 3-phase close-up fault. In the case of a close-up fault, two reports are available, fig. 5.13f refers to an internal fault, while fig. 5.13g applies to an external close-up fault cleared by the line protection after some delay. Therefore operators can be kept fully informed of all conditions concerning the fault inception.

Fig. 5.13h is typed to an operators request for the active and reactive power measurement.

In case of failure of the relay hardware, the message of fig. 5.13 i concerned with the measurement of the reference voltage is outputed.

RELAY MONITOR 11/9/78 DISTANCE RELAY NO=1 LINE FAULT RESISTANCE= 0.898 OHMS REACTANCE= 1.912 OHMS DISTANCE= 64.75 MILES FAULT: RED, BLUE FAULT CURRENT= 10.749 AMPS RMS RES.CURRENT= 0.195 AMPS RMS (a) P= 2468.0 W Q= 256.7 VA TRIP TIME= 15.00 MSECS CB CLEARING TIME= 217.50 MSECS DATE 3/12/78 TIME 11:51:12 TYPE 1 TO ACKNOWLEDGE 1 ***RELAY MONITOR 11/9/78*** DISTANCE RELAY NO=1 LINE FAULT RESISTANCE= 0.675 OHMS REACTANCE= 0.943 OHMS DISTANCE= 31.95 MILES FAULT: RED/BLUE/GROUND FAULT CURRENT= 11.460 AMPS RMS RES.CURRENT= 10.087 AMPS RMS (b) P= 2471.9 W Q= 263.4 VA

CB CLEARING TIME= 257.50 MSECS DATE 3/12/78 TIME 11:53:45 TYPE 1 TO ACKNOWLEDGE

TRIP TIME= 10.00 MSECS

Fig. 5.13 Reports from the dedicated digital distance

RELAY MONITOR 11/9/78 DISTANCE RELAY NO=1 LINE FAULT RESISTANCE= 1.155 OHMS REACTANCE= 2.878 OHMS DISTANCE= 97.49 MILES FAULT: RED/GROUND FAULT CURRENT= 10.879 AMPS RMS RES.CURRENT= 8.786 AMPS RMS (c) P= 2492.7 W Q= 250.6 VA 15.00 MSECS TRIP TIME= CB CLEARING TIME= 360.00 MSECS DATE 3/12/78 TIME !1:35:22 TYPE 1 TO ACKNOWLEDGE 1

RELAY MONITOR 11/9/78 DISTANCE RELAY NO=1 CIRCUIT BREAKER LOCKEDOUT BY AYTORECLOSE DATE 3/12/78 TIME 11:39: 8 TYPE 1 TO ACKNOWLEDGE

Fig. 5.13 Cont'ed

.

(d)

RELAY MONITOR 11/9/78 DISTANCE RELAY NO=1 SWITCH ON FAULT 7.50 MSECS TRIP TIME= CB CLEARING TIME= 300.00 MSECS DATE 2/12/78 TIME 7:32:12 TYPE I TO ACKNOWLEDGE I ***RELAY MONITOR 11/9/78*** DISTANCE RELAY NO=1 CLOSE UP FAULT: RED/GROUND FAULT CURRENT= 11.785 AMPS RMS RES.CURRENT= 8.818 AMPS RMS P= 1688.0 W Q= 238.4 VA TRIP TIME= 15.00 MSECS CB CLEARING TIME= 175.00 MSECS DATE 2/12/78 TIME 7:33:54 TYPE I TO ACKNOWLEDGE I ***RELAY MONITOR 11/9/78*** DISTANCE RELAY NO=1 EXT. CU CLEARED BY LINE PROTECTION TRIP TIME= 100.00 MSECS CB CLEARING TIME= 370.00 MSECS

DATE 2/12/78 TIME 7:35:49

TYPE I TO ACKNOWLEDGE

(g)

Fig. 5.13 Cont'ed.

```
(e)
```

(f)

```
***RELAY MONITOR 11/9/78***
DISTANCE RELAY NO=1
PQ MEASUREMENT
P= 2471.4 W
Q= 257.6 VA (h)
DATE 2/12/78 TIME 6:56:33
TYPE 1 TO ACKNOWLEDGE 1
***RELAY MONITOR !1/9/78***
DISTANCE RELAY NO=1
MEASUREMENT ERROR
REF.VOLTAGE=-10.00 CORRECT VALUE=+6.19 (i)
DATE 2/12/78 TIME 6:57:32
TYPE 1 TO ACKNOWLEDGE
```

Fig. 5.13 Contied.

.

5.10 <u>Autoreclosing</u>

Statistics of faults on overhead lines show that 80 - 90 % of them are transient, so that after the deionization of the fault, reenergisation of the line will restore healthy conditions. Therefore, if the CB is tripped out, and reclosed again after some delay, then the transient fault will be cleared succesfully. If the fault is permanent, the reclosing operation will be unsuccesful, and the CB must trip again. Usually in EHV lines, only one reclosure is permitted (singleshot autoreclosing), the CB being locked out after an unsuccesful reclosure.

For autoreclosing the following five parameters need to be defined:

i) The dead time, equal to the CB operating time plus the deionization time of the fault. Fig. 5.14 shows that during this time delay, the program stays idle inside a loop. After this time has been expired, a command to switch-on the CB is sent.

ii) The reclosing impulse time, which depends on the CB closing time. After that time the program starts again.

iii) The reclaim time. As can be seen in fig. 5.8, if no fault has been found during the first cycle, after the CB has reclosed its contacts, the flag RC is cleared (autoreclose is reset).

This time interval is the reclaim time. Fig. 5.3a, 5.12 and 5.14 show that, if a fault is found during this interval, the CB opens again and is locked out.

iv) The implemented scheme permits a singleshot autoreclosing. In a multi-shot scheme the lockingout happens after the CB has opened for the specified number of times.

v) Single- phase of poly- phase tripping. In the case of a single-phase fault, it would be better if only the faulted phase is tripped, such that interchange of power can take place through the healthy phases. Such a configuration is implemented easily, as there is no starting element.

The program written in the digital distance relay implements a simple three-phase, single- shot autoreclosing scheme.

5.11 The self- test monitoring program

The analogue data sampled by the data acquisition unit includes a reference voltage derived from a resistive network to all four power supplies. This value is 6.19V. The processor tests if the reference input stays between $\pm 5\%$ of the correct value. The flowchart of this program is shown in fig. 5.15.

In an event of a failure the report of fig. 5.13i is outputed to the monitoring computer. After that the program enters a wait loop until the failure has been

acknowledged.

5.12 The graphics routine

This routine can be used for testing the relay performance. It is not necessary as a standard feature of the relay, unless it is desired to be used as a diagnostic to check the correct operation of the microprocessor. Different types of data can be plotted according to the way the switches are set on the control panel. Table 5.4 gives the available features of the graphics routine.

TABLE 5.4

SELECTION OF THE REQUIRED PLOT

PLOT	SET SWITCHES
Trip signal and V,I as seen by the algorithm.	≜ [§] , 11, 16
V or I of the three phases	14(13), 16
Filtered/unfiltered data	B [§] , 12, 16
R and X versus time	A [§] , 16

Ş	A and B is 1	01	r 2	or 3	OI	. 4	or	5 or	6,	where
1	corresponds	to	R-G	for	A	and	Va	for	B	
2	11	17	Y-G	11	11	11	۷ _b	11	11	
3	11	11	B-G	11	11	11	v	11	n	
4	12	11	Ү- В	п	11	11	I	11	11	
5	**	11	R-B	11	11	11	Ih	11	11	
6	11	11	R-Y	Ħ	Ħ	11	I	11	11	
							<u> </u>			

Fig. 5.16 describes in a flowchart the way the above plots are serviced.

Using these graphics the relay performance has been tested, the result being shown in the following chapter.



د.. ۲0

CHAPTER 6

EXPERIMENTAL RESULTS

6.1. Introduction

A digital distance relay should be satisfactory if it fulfills the following qualities:

i) Reliability

The advantages in terms of reliability of employing digital techniques have been discussed in chapter 1. Software in this relay has been kept as simple as possible by choosing a simple algorithm and by eliminating the need of starting elements. In addition a monitoring program has been written which checks the correct operation of the digital relay.

ii) Selectivity

The relay should only trip for faults inside its defined zone. For single-phase autoreclosing, the correct detection of the faulty phase is essential. As discussed in chapter 5, this goal has been achieved by ensuring that the reactance and resistance seen by the relay are inside the specified polar characteristic. Care has been taken to avoid unnecessary tripping during a power swing.

iii) Reach accuracy and fast response Ideally a distance relay should operate at the shortest possible time (less than a cycle) with an accuracy of <u>+</u> 5% of its reach. In addition its reach should be

independent of the actual values of voltage and current at the relaying point i.e.independent of the fault position and the source impedance. On the other hand, the most serious faults are those close up to the relaying point. Therefore a small increase in its operating time as the fault moves towards the far end of the line is permissible.

Existing distance relays are specified in terms of a basic operating time, but these times vary depending upon the fault position and the values of voltage and current i. e. on the ratio Z_S/Z_N , where Z_N is the nominal setting of the relay and Z_S the source impedance. Therefore curves of the form of fig. 6.1 are produced, which show that for a short line with a large source impedance behind it, the operating time increases due to the low voltage present at the relay terminals, when Z_S/Z_N is large. Existing relays can be sensitive down to about 3 V, with a normal secondary source voltage of 110 V.

The following sections describe the tests carried out on the digital relay for a fixed source impedance and a variable fault position.

The main characteristics to be considered are the detection time, discrimination and the correct fault type classification. Tests have been performed with the midpoints formula and the sample and midpoint method,



Fig. 6-1 Performance graph of a distance relay

and their relative performance compared.

For the shown tests $Z_S/Z_N = 5$ and an increase in this ratio, will produce a slight increase in the operating time, which can be kept small than that of existing relays by using the gain ranging amplifiers mentioned in chapter 3.

So the operating times achieved will be of the same order as those presented below. Such tests have not been carried out, because the initial design of the data- acquisition unit did not incorporate signal ranging amplifiers although the processor provides the necessary capabilities for handling the range bits.

6.2. <u>The relay performance under different types</u> of fault

Initially performance for distant, faults has been examined because there accurate performance is more critical. Later on the performance for faults at different positions along the line will be examined.

During these tests, the values of Z_s and Z_L were $(2.6+19.6j) \circ and (1.15+4.2j) \circ respectively,$ therefore the $\frac{X}{R}$ was equal to 6.35, implying that the exponential reaches 1/3 of its value in a little more than a cycle.

Higher harmonics were not possible to be generated on the test equipment, but the performance of the analogue and digital filters used, should have

eliminated them, as has been demonstrated in chapter 4.

The detection times mentioned are in multiples of samples.

In the following figures, the nomeclature is as follows:

1 - Result using the first algorithm with a $\cos\varphi = 0.997$ 2 -11 11 " second 11 11 11 11 3 -11 11 11 first 11 11 11 = 0.966 11 11 11 11 11 11 4 -" second

The small letter following means:

- a: Fault detection time: This signal is zero during normal operation. When the fault is applied, it goes high and it goes down again, when the processor has detected the fault.
- b: The current waveform, in compensated form used by the algorithm. The d.c. offset can be seen in this curve and the relative ratio of prefault and fault current.
- c: The compensated voltage waveform.
- d: The reactance variation with time. The prefault variation of the reactance, as discussed in chapter 4 , can be seen. When the fault occurs, a large spike occurs and finally the value settles down to the new value.
- e: The resistance variation with time.

Unfortunately, throughout the tests the point--on-wave apparatus was not working reliably and so the faults have been applied manually by a switch. But from the voltage and current waveforms, the inception angle can be found and is given in the diagrams.

Fig. 6.2 refers to a R-G fault at the end of zone 1. It can be seen that both algorithms give almost the same detection time. There is no difference in the detection time for loads of different power factor. During normal operating conditions with a power factor close to unity, it can be seen that the reactance might move inside the limit, but the relay will still be stable as:

- a) Three successive points inside the limit are required for a trip decision.
- b) The resistance will be well outside the trip characteristic.

Similar results have been recorded for different types of faults. The R-Y fault in fig. 6.3 shows similar behaviour.

Fig. 6.4 gives the result of a R-Y-G fault. During such a fault, three impedance calculations see the fault i.e.the R-G, the Y-G and the R-Y. Although it may take different times for each one to detect the fault, the relay trips on the one which first moves inside the tripping area. As it has been discussed in





.



.



.








chapter 5, the calculations continue for one cycle after the fault, therefore a correct classification of the type of the fault present on the line is achieved. Fig. 6.4.1 has been recorded as a R-Y fault, while 6.4.2 as Y-G fault.

Fig. 6.5 shows a three phase fault, in which the same comments apply.

Fig. 6.6 shows the case of a three-phase fault, but this time with digital filtering applied. An increase of about 2.5ms in the detection time can be noticed.

6.3. <u>Close-up faults</u>

The curves shown in fig. 6.7 apply to the case of a close-up fault at the relaying point. In fig. 6.7a the fault was in front of the c.t., where the voltage exhibits severe collapse.

The instant, the fault is classified as close-up, the prefault voltages are used in the subsequent calculations. The detection time was 10ms.

Fig. 6.7b applies to a fault behind the c.t., where current reversal can be noted. The relay remains inoperative, but as a back-up facility has been included, the relay trips in 4 cycles, because the busbar protection relay has failed to clear the fault.









6.4. <u>Performance of the relay with varying</u> <u>fault positions</u>

The two algorithms can be compared by plotting the detection time versus fault position. The results shown in figs. 6.8 and 6.9 are average times with 30 measurements taken at each point. If filtering was applied, the detection would have been increased by an average of 2.5ms maximum.

Fig. 6.8 refers to g.f., while fig. 6.9 is concerned with p.f. It can be seen that the sample and midpoint algorithm has slightly faster operating times. The detection times for g.f. and p.f. are almost the same.

There is a slight improvement in the operating time of both algorithms as the fault moves closer to the relaying point.

6.5. Conclusions

The digital relay detects all types of internal fault in less than a cycle. Because of the short datawindow, its initial response (the first 3 samples after the fault) contains spikes, but it moves fast enough into the tripping area and it stays within the permissible accuracy of $\pm 5\%$.

In addition close-up faults, even at the relaying point are correctly discriminated. The switch-on-fault facility trips the circuit breaker in 7.5ms, in a case



Fig. 6.8 Detection times for phase-ground faults





the earth leads are still present when the relay is switched on.

.

•

.

CHAPTER 7

CONCLUSIONS

7.1 General conclusions

This thesis has described a new approach to distance relaying using digital techniques. The combination of a hardware configuration implemented by a cost-effective microprocessor and of a software structure to cope with the transient conditions occuring after a fault, can produce a distance relay offering many benefits in terms of flexibility.

In chapter 1, a discussion about the advantages and disadvantages of digital protection in general was given and in chapter 2 the problems involved in distance protection were discussed. The development of the described distance relay is based on the digital protection scheme proposed by Cory, Dromey and Murray¹⁹, in which the front-line protection is accomplished by inexpensive, efficient and fast microprocessors (dedicated scheme) communicating with a monitoring minicomputer (integrated scheme) to implement back-up protection.

Such a scheme when examined overall, has the potential of achieving the required high reliability and availability demanded of a protection system, but to achieve it, all the individual parts of the scheme must be carefully selected and designed. Hence the specifications of the desired front-line distance relay were

defined i. e. fast, cost- effective, compatible with the configurations of other protection items included in the scheme, reliable and with simple, efficient and dynamic software.

For these purposes, the dedicated digital distance relay has been divided into two units, namely the data acquisition interface and the protection processor.

The requirements of the interface for a distance relay were presented in chapter 3, where a brief description of the unit was given.

The heart of the digital relay is the processor, therefore its efficient design was important. Based on previous experience in the digital distance protection domain, it has been found that a 16-bit processor with an instruction execution time of about 1 μ s was needed. In addition 2K of program store and at least 200 data memory locations were sufficient for programming a distance algorithm. The processor has been designed with great flexibility and to give a fast response. This has been achieved by its microprogrammability, the extensive pipeline configuration used and the restricted size of the program and data memories.

Because the employed microprocessor is microprogrammable it is equally important to pay great attention to the instruction set. The basic instruction set and the extended set introduced to improve the

distance algorithm performance, were also presented in chapter 3.

Finally the development aids required for testing and commissioning the dedicated distance relay as an integral unit were described.

In chapter 4, the existing distance algorithms were discussed. The algorithm finally chosen was of the short data window type, so as to reduce the size of the program and the data memories. The algorithm can cope with the d.c. exponential component present in a fault waveform on a long transmission line. A combination of analogue and digital filtering was provided for the high- frequency harmonics. To evaluate the performance of the algorithm, the same program has been run off-line on a main - frame computer. The recorded results were similar to those obtained by the microprocessor.

Software organisation for the application program is critical for a real-time application and that used here was presented in chapter 5. It was shown that by executing all six impedance calculations at every sampling interval, a switched distance scheme has been avoided with its attendant difficulties of starting a phase selection. The polar characteristic adopted is the quadrilateral one. For close-up faults, discrimination has been achieved by using the prefault voltages to calculate the sign of the impedance.

Care has been taken in providing information to the monitoring computer, such that the relay performance can be recorded as shown in chapter 6. The relay has responded with a great selectivity to all kinds of faults applied in the test rig. It took 7.5ms to enter the trip zone for the first time, but the trip decision taken when 3 consecutive calculations are inside the zone, to ensure discrimination. The tests have shown that the relay operates within 15 ms, with an a accuracy of $\pm 5\%$ of its reach for all types of faults.

7.2 Original contributions

The original contributions presented in this thesis are:

 a) A digital feeder protection scheme which combines flexibility, fast response and of a cost
 comparable with that of analogue relays.

 b) Modifications in the hardware and software design of a special purpose microprogrammed micropro cessor to match and improve the requirements of a distance

protection specification.c) The modification of an existing algorithm, which

gives a faster response as it moves quicker into the post fault data.

 d) The development of a dedicated digital distance relay having operation times of about 15ms.
 The relay is of the non- switched three-zone stepped type.

 e) The provision of all features expected by existing distance schemes, e. g. close-up directional discrimination, switch-on-fault, out-of -step blocking and autoreclosing facilities.

f) Additional features, not available in present relays which improve availability and the operation of the protection scheme in general have been included e. g. a full fault report, a self-test monitoring and measurement of active and reactive power at the relaying point.

7.3 Further research

Since a digital system has almost unlimited possible configurations, the final choice depends on its application to a specific transmission line. By keeping to a modular software organisation such a procedure is possible.

Other types of algorithm can be used in place of the present one to calculate the fault position. Methods such as curve fitting^{63,64} and travelling waves^{65,66} look promising in terms of faster response. However, with more complex software involved in conjunction with a possible higher sampling rate, will make it more difficult to run the distance algorithm in real time. Time can be saved by having starting elements of the overcurrent type or by executing only the three phase-phase fault impedance calculations at every sample, until

the residual current is above a threshold limit, when the three ground-fault impedances can be calculated. Such a scheme provides saving in processing time while its performance in terms of selecting the faulty phase is between that of a switched and non-switched configuration. Therefore it can be employed only if the application program is time consuming.

Time can be saved by abandoning the calculations for the additional features provided, but that reduces the versatility of the distance relay.

One of the main advantages of digital protection is its capability to adjust the characteristic according to load conditions. Such a feature has not be included in the present design. It is even possible to have different types of characteristics for ground and phase faults, such that the problems introduced by the arc resistance can be taken into account.

In addition, special compensation or calculations needed for the installation of distance relays in parallel or teed lines could be included in the digital distance relay.

Such a relay, to be competitive with existing analogue ones, needs extensive testing under different operating conditions, especially for different ratios of Z_S/Z_1 , power swings and fault types.

Testing techniques which use a digital computer to generate fault conditions will ease the testing task⁷⁹.

Further research can also be oriented to the subject of generating a special purpose protection language, such that testing and operating of the relay can become considerably easier.

The development of a more advanced system for testing a new software program is essential for a fast development time.

Replacement of the processor by a more modern fast microprocessor might reduce the number of devices used, hence the cost of the unit, but it is unlikely to produce any improvement in performance. On the other hand, a new design would be necessary and some flexibility may be lost, if a non- microprogrammable, bipolar-- microprocessor is used.

A careful watch on new microprocessor developments is required to maintain digital protection practices at their best within the design principles laid down in this thesis.

REFERENCES

- G.E.C. Ltd.: "Protective relays application guide "
 G.E.C. Measurements Ltd., 1975.
- Electricity Council: " Power system Protection "
 Volumes 1,2 Macdonald, London 1969.
- 3. Seymour C: "Statistics of C.E.G.B. protection performance 1968 - 1973 ". IEE conference on developments in power system Protection. Conference publication No. 125, March 1975.
- 4. Horne E.: "The design of microprocessors for digital protection of power systems ". Ph. D. Thesis, Imperial College London 1978.
- 5. Ungrad H, Wildhaber E. : "Methods of ensuring the reliable performance of protection equipment " BBC Review, June 1978, Volume 65.
- 6. Peattie C.G, et. al.: "Elements of semiconductordevice reliability ". Proceedings of the IEEE
 Volume 62, February 1974.
- 7. Gonzales, G.E. " Data validation and reliability calculations in digital protection systems ". Ph. D. Thesis, Imperial College, London 1976.
- 8. Lomas T.: " Digital equipment in electrically hostile equipment ". Post experience course on digital protection of power systems, Imperial College, June 76
- 9. Kimble G.: "Hot time in the old factory ". Digital design February 1977.
- 10. Colbourne ED, Caverly GP, Beher SK: " Reliability of MOS LSI circuits". Proceedings of the IEEE Febr. 1974.

- 11. G.E.C. Measurements: " Performance specification for non- switched distance protection for H. V. Overhead lines and underground cables ".Confidential.
- 12. Crichton L.N.: "High speed protective relays ". Transactions of AIEE October 1930.
- 13. W. A. Lewis, L. S. Tippett: "Fundamental basis for distance relaying on 3- Phase systems" . Transactions of AIEE. Volume 66, (1947).
- 14. A. E. Guile and Paterson W. : " Electrical power systems, Volume 2 ". Oliver and Boyd, Edinburgh 1972.
- 15. Warrington A. R. van C.: "Graphical Method for estimating the performance of distance relays during faults and power swings ". Transactions of AIEE, Volume 68 (1949).
- 16. B.E. Murray and G. Dromey: "Practical design considerations affecting the use of digital computers in high voltage substations ". Fourth IFAC/IFIP Conference on Digital Computer Applications to Process Control, Zurich March 1974.
- 17. J. H, Harris and A.D.N. March: "Experience with our line computing facilities at the National Control centre ". Report by C.E.G.B.
- 18. Rockefeller G. B.: "Fault protection with a digital computer ". IEEE transactions, Vol. PAS-88 No. 4, April 1969.

- 19. Cory B. J., Dromey G., Murray B. E.: " Digital systems for protection ". CIGRE paper 34 - 08, August, 1976.
- 20. Jag Uradnisheck: "Estimating when fiber optics will offer greater value in use ". Electronics, Nov. 9, 1978.
- 21. Albert Bender and Steven Storozum: " Charts simplify fiber optic system design ". Electronics, Nov. 23, 1978.
- 22. Harvey J. Hidin: "What designers should know about off-the shelf fiber- optic links ". Electronics, Dec. 21, 1978.
- 23. Burr- Brown: "Model ADC 85 Hybrid A/D Converters ". Device data sheet and application note. Burr- Brown Research Corporation. Note No. PDS-320 Jan. 1975.
- 24. Altman Lawrence: "Microcomputer families expand, Part 1: The new chips ". Electronics Dec. 8, 1977.
- 25. Intel: " 3002 Central Processing Element ". Intel Corporation 1975.
- 26. Intel: " 3003 Look ahead carry generator " Intel Corporation 1975.
- 27. M. V. Wilkes, J. B. Stringer: "Microprogramming and the design of the control circuits in an electronic digital computer ". Proceedings of the Cambridge Phil. Soc. 1953.

- 28. Tucker S. G. : " Microprogram control for system/ 360 ". IBM systems Journal, Vol. 6, No. 4, 1967.
- 29. Davies P. M. : "Readings in microprogramming ". IBM system Journal No. 1, 1972.
- 30. Intel: " 3001 Microprogram control unit. " Intel corporation 1975.
- 31. Texas Instruments Ltd : "Series 54/74,54S/74S programmable read only memories ".Device data sheet. Texas Instruments bulletin,No DL-5712258.May 1975.
- 32. Texas Instruments Ltd : "TMS 2708JL 1024-word 8-bit erasable programmable read-only memories ".Device data sheet.Texas instruments.Jan. 1977.
- 33. Texas Instruments Ltd.: " TMS 4036 JL, NL 64-word by 8-bit static random-access memories ". Device data sheet Texas Instruments bulletin, No. DL-57512277, May 1975.
- 34. Fielland G.: "Series 3000 System timing considerations ". Application note. Intel corporation 1975.
- 35. E. L. Braun: " Digital Computer design ". Academic Press New York 1963.
- 36. A.D.Booth: " A signed binary multiplication technique ". Quart. J. Mech. and Appl. Mathem. Vol. IV, Pt2.
- 37. Ivan Flores: "Computer programming System/360 ". Prentice Hall inc. 1971.
- 38. Ken Pine: "What do logic analysers do? " Digital design, September and October 1977.

- 39. John Leatherman: "System integration and testing with microprocessors-I. Hardware aspects. IEEE transactions on industrial electronics and control instrumentation. Vol. IECI-22 No. 3, Aug. 75
- 40. P. Burger: "System integration and testing with microprocessors-II. Software aspects. ibid.
- 41. Hewlett- Packard: " A designer's Guide to Signature analysis. " Application Note 222, April 1977.
- 42. Austin Lesea, R. Zaks: "Microprocessor interfacing techniques ". Sybex 1978.
- 43. Intel: " Designing with Intel PROMS and ROMS ". Application note AP-6. Intel corporation 1975.
- 44. National: "DM7573/DM 8573 data sheet ". National semiconductor 1972.
- 45. Signetics: " MOS and bipolar POR/PROM ". Signetics Corporation 1975.
- 46. P. Mathews and B.D. Nellist: " Transients in distance protection ". Proceedings of IEE, Vol 110, Febr. 63.
- 47. G. W. Swift: " The spectra of fault- induced transients ". PES summer meeting, July 1978.
- 48. A. M. Ranjbar: "Computer protection of high voltage transmission lines ". Ph. D. thesis, Imperial College London, 1975.

- 49. J. G. Gilbert, E. A. Udren, M. Sackin: "The development and selection of algorithms for relaying of transmission lines by digital computer ".
 Power system control and protection. Edited by
 B. Don Russel and Marion E. Council, Academic Press 1978.
- 50. B. J. Mann, J. F. Morrison: "Digital calculation of impedance for transmission line protection ". IEEE Transactions Vol. PAS-90, Jan/Febr. 1971.
- 51. G. D. Rockefeller, E. A. Udren: "High-speed distance relaying using a digital computer ". Parts I and II. IEEE Trans. Vol. PAS-91, May/June 1972.
- 52. G. R. Slemon, S. D. T. Robertson, M. Ramamoorty: "High speed protection of power systems based on improved models ". CIGRE paper 31-09, 1968.
- 53. P. G. Mclaren, M. A. Redfern: "Fourier series techniques applied to distance protection ". Proc. IEE 1975 122(II).
- 54. A. T. Johns, M. A. Martin: "Fundamental digital approach to the distance protection of e.h.v. transmission lines."Proc. of IEE Vol. 125(5) May 1978.
- 55. Horton, John W.: " The use of Walsh functions for High- speed Digital relaying ", IEEE Summer power meeting 1975, Paper No. A 75 582-7.

- 56. McInnes B.E., Morrison I. F: "Real time calculation of resistance and reactance for transmission line protection by digital computer "IEA(Australia) March 1971.
- 57. Ranjbar A. M., Cory B.J.: "An improved method for the digital protection of high voltage transmission lines ". IEEE PES summer meeting, July 74.
- 58. Poncelet P.: " The use of digital computers for network protection ". CIGRE paper No. 32-08, 1972.
- 59. Breingan W. D., Chen M. M., Gallen T. F.,: " The laboratory investigation of a digital system for the protection of transmission lines ". IEEE PES winter meeting, 1977.
- 60. Gallen T. F., Breingan W. D., Chen M. M. : " A digital system for directional- comparison relaying. " IEE PES, Summer meeting, 1978.
- 61. Gilbert J. G., Shovlin R. J.: "High-speed transmission line fault impedance calculation using a dedicated mini- computer ". IEE PES winter meeting., Jan. 1974. Paper T 74032-9.
- 62. Makino J., Miki Y.: "Study of Operating principles and digital filters for protective relays with digital computer ". IEEE PES winter meeting 1975, Paper No. C 75 197-9.

- 63. Luckett R. G., Munday P. J., Murray B. E.: " A substation based computer for control and protection." IEE conference on developments in power system protection, March 1975.
- 64. Sanderson J. V. H., Olopade O.L.: " A new algorithm for distance protection ". 13th Universities power engineering conference, April 1978.
- 65. Vitins, M.: " A correlation method for transmission line protection ". IEEE PAS-97 No. 5, Sept/Oct. 78.
- 66. Tanagi, Baba, Uemura, Sakaguchi: "Fault protection based on travelling wave theory ". IEEE, PES Summer meeting 1977. Paper No. 77 750-3.
- 67. Mitani I., Yamaura M, Okamura M. : " Distance protection by digital technique ". IFAC meeting Melbourne 1977.
- 68. Carlston A. Bruce: " Communication Systems " McGraw- Hill 1968.
- 69. David E. Johnson, John L. Hilburn: "Rapid practical designs of active filters ". John-Willey 1975.
- 70. Arthur B. Williams: "Active filter design ". Artech House 1975.
- 71. Daniels: "Approximation methods for electronic filter design ". McGraw- Hill 1974.
- 72. William D. Stanley: "Digital Signal processing ". Reston Publishing Company 1975.

- 73. Knowles J.B., E.M. Olcayto: "Coefficient accuracy and digital filter response ". IEEE transactions CT-15, March 1968.
- 74. Holden A.E.K., Morrison I. F.: "Directional discrimination for close-up faults in transmission line protection by digital computer. "IEE conference on modern developments in protection. March 75.
- 75. Holden A.E.K. : M.E. Thesis, 1972, School of Electrical Engineering, University of N.S.W., Australia.
- 76. R. W. Hamming: "Numerical methods for scientists and engineers ". McGraw- Hill 1962.
- 77. Farrant W. S.: " Construction of a 3- phase rig for testing protection relays." Project report 1977. Imperial College.
- 78. Texas Instruments Ltd., " The TTL data book for design engineers ". Texas Instruments 1976.
- 79. IEE meeting in "Fault simulation in long distance transmission systems ". Jan. 1979.

APPENDIX 1

THE DATA ACQUISITION UNIT

This appendix gives the detailed circuit diagrams for the data acquisition unit.

Further information about the ICs are given by the data sheets of the manufacturers. For the 74 series TTL chips, the TTL data book for design engineers by Texas Instruments can be referred to.⁷⁸

Resistors nomenclature

100 value in ohms

4.7K value in kohms

3.9M value in Mohms

Capacitors nomenclature

The form A/D stands for value in microfarads/working voltage (volts).

.

Symbols nomenclature

indicates a printed circuit edge connector



indicates a wire link from the printed circuit board.



•





+15V VRI OFFSET ADJUST 50K 50K VR2 GAIN ADJUST ov 3,9M ov ᢐ -isv 18M 늡 4.7м .01/18 22 23 27 10 9 2 LS<u>B</u> ANALOGUE I/P 30 27 DB15 11 31 29 12 28 DB14 74 173 25>DB13 25 O 13 5 Q 4 9 8 24 DB12 14 হ 21 з ADCV PULSE 7404 7 ADCV . ہ ADC 85C/10 10 2 +5V 0 QI IQ 17 23) DB11 H 6 +67 13 <36 22/16 12 5 24 08 10 16 8 047/12 74 21 DB 9 15 13 4 173 Q 5 22 06 8 26 10 14 3 2 СЗ 7404 ł 7 -15 다 블 ir d 늓 + 15V 10 2 5030 9 28 19>087 <33 1 Ił 6 MSB 20>066 32 12 31 12 5 74 17 3 Q6 -167 -15V 20 + 5V 13 4 17 085 CI & C2 .01/18 C3 & C4 22/16 14 3 18 DB4 2 K Ť .001/250 I -00-15 + 5 V 10 11 10 0 ١ĸ 3 6 11 6 15 083 16 DB2 12 5 13 OB I 4 74 121 13 74 173

4_080

11

12

6

IO)IDENT

>IDENT 210ENT

ADCV

3

15

ov

14

Q7

204

FIG.AL4ANALOGUE DIGITAL CONVERTER CIRCUIT.

Q8

4

7474

Q 9

2

3

s

-SV

١K

GND

7

7

8

8 8

8 7

7

DEVICE VCC

14

14

16

16

16

16

14

14

Q2

Q3

Q4

Q 5

Q6

Q7

Q8








FIGAL 8 ACQUISITION SYSTEM TIMING



,

;





ł	٩D	DR	ES	S			DATA							INSTR	UCTION								
What	B	IN/	AR	Y					RC	M	#					F	10	V #	= 2				
Ch.	A4	Аз	A2	Aı	Ao	O8	07	06	O5	04	03	02	bı	08	70	06	05	04	Оз	02	bı		
0	0	0	0	0	0	0	0	0	0	X	0	0	0	X	X	X	0	0	0	0	1	JMF	<u> </u>
1	0	0	0	0	1	1	1	0	0	X	1	1	0	X	Х	X	0	0	0	0	0	CLR	RTC
2	0	0	0	1	0	1	1	1	1	X	1	1	0	X	X	X	0	0	1	0	0	FLG	RTC
3	0	0	0	1	1	0	0	0	0	X	0	0	0	X	X	X	0	0	0	1	0	JMP	2
4	0	0	1	0	0	1	1	0	0	X	1	1	1	X	X	X	0	0	0	0	0	CLR	DRDY
5	0	0	1	0	1	1	1	0	0	X	1	0	0	X	X	X	0	0	0	0	0	CLR	MUX
6	0	0	1	1	0	1	1	0	0	X	1	0	1	X	X	X	0	0	0	0	0	CLR	ADCV
7	0	0	1	l	1	1	1	0	1	X	1	0	1	X	X	X	0	0	0	0	0	PLS	ADCV
8	0	1	0	0	0	1	1	1	0	X	0	0	0	X	X	X	0	0	0	0	0	STR	DIGA
9	0	1	0	0	1	1	1	1	0	X	0	0	1	X	X	X	0	0	0	0	0	STR	DIG B
10	0	1	0	1	0	1	1	1	0	X	0	1	0	X	X	X	0	0	0	0	0	STR	DIGC
11	0	1	0	1	1	1	1	1	0	X	0	1	1	X	X	X	0	0	0	0	0	STR	DIG D
12	0	1	I	0	0	1	1	1	1	X	1	0	1	X	X	X	0	1		1	0	FLG	ADCV
13	0	1	l	0	1	0	0	0	0	X	0	0	0	X	X	X	0	1	1	0	0	JMP	12
14	0	1	1	1	0	1	1	1	0	X	1	0	1	X	X	X	0	0	0	0	0	STR	ADCV
15	0	1	1	1	1	1	1	1	1	X	1	0	0	X	X	X	1	0	1	0	0	FLG	MUX
16	1	0	0	0	0	1	1	0	1	X	1	0	0	X	X	X	0	0	0	0	0	PLS	MUX
17	1	0	0	0	1	1	1	0	0	X	1	0	1	X	X	X	0	0	0	0	0	CLR	ADCV
I.B	1	0	0	1	0	ŀ	1	0		X	l	0	1	X	X	X	0	0	0	0	0	PLS	ADCV
19	1	0	0	1	1	0	0	0	0	X	0	0	0	X	X	Х	0	1	1	0	0	JMP	12
20	1	0	1	0	0	1	1	0	1	X	1	1	1	X	X	X	0	0	0	0	0	PLS	DRDY
21 1 0 1 0 0 0 0 X 0 0 0 X X X 0 0 0 1 JMP 1																							
FIG, A	1,1		A	CQ	UIS	IT	101	<u>v</u>	SY	'ST	EN	٨	PR	00	R	AM		PA	I. (20	<u>M.</u>	MAF)

-

.

•

	ADI	DR	ES	S			D				DA	ATA								INSTR	UCTION		
Mai	E E	BIN	AR	Y			ROM#1						ROM #2										
SECT.	A4	Аз	A2	AI	Ao	08	07	06	O 5	04	Οз	02	01	O8	07	06	Os	04	Оз	02	0		
0	0	0	0	0	0	0	0	0	0	X	0	0	0	X	X	X	0	0	0	0	1	JMF	21
1	0	0	0	0	1	1	1	0	0	X	1	l	0	X	X	X	0	0	0	0	0	CLR	RTC
2	0	0	0	1	0	1	l	l	1	X	1	1	0	X	X	X	0	0	1	0	0	FLG	RTC
3	0	0	0	1	1	0	0	0	0	X	0	0	0	X	X	X	0	0	0	I	0	JMP	2
4	0	0	I	0	0	l	1	0	0	X	1	1	l	X	X	Χ	0	0	0	0	0	CLR	DRDY
5	0	0	l	0	1	1	I	0	0	X	1	0	0	X	X	X	0	0	0	0	0	CLR	MUX
6	0	0	l	1	0	1	l	0	0	X	I	0	I	X	X	X	0	0	0	0	0	CLR	ADCV
7	0	0	1	1	1	1	I	0	1	X	1	0	1	X	X	X	0	0	0	0	0	PLS	ADCV
8	0	1	0	0	0	1	1	1	-	X	1	0	1	X	X	X	0	1	0	l	0	FLG	ADCV
9	0	1	0	0	1	0	0	0	0	X	0	0	0	X	X	Х	0	1	0	0	0	JMP	8
10	0	1	0	1	0	1	1	1	0	X	1	0	1	X	X	X	0	0	0	0	0	STR	ADCV
11	0	l	0	1	1	1	l	ł	I	X	I	0	0	X	X	X	0	1	I	1	0	FLG	MUX
12	0	L	I	0	0	1	1	0	I	X	l	0	0	X	X	Х	0	0	0	0	0	PLS	MUX
13	0	1	1	0	1	0	0	0	0	X	0	0	0	Χ	X	Х	0	0	1	ł	0	JMP	6
14	0	1	1	1	0	1	1	0	1	X	1	I	1	X	X	X	0	0	0	0	0	PLS	DRDY
15	0	1	1	1	1	0	0	0	0	X	0	0	0	X	X	X	0	0	0	0	1	JMP	1

N

Ň

FIG ALIZ ACQUISITION SYSTEM PROGRAM XAL

ROM MAP

•

ADDRESS DATA						FUNCTION										
		(I	NPU	TS)				((CON	rroi	LO	JTP	JTS))		
								1								
H	G	F	Ε	D	С	В	Α	1 D 8	^D 7	D6	^D 5	D ₄	^D 3	^D 2	Dl	Power <u>on clear</u> Gives ADCV CLR
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	٥٦	
						REP	EAT	ED !	гO						$\left\{ \right\}$	
0	l	1	1	1	1	l	1	10	0	0	0	0	0	0	ر ہ	MUX CLR RTC CLR
1	0	0	0	0	0	0	0	0	0	0	0	1	1	l	٦J	Invalid inputs.
						REP	EAT	ED '	ΓO						}	Outputs inactive.
l	0	1	1	1	1	0	1	0	0	0	0	l	l	1	ר ז	
l	0	1	1	1	1	1	0	; 1	0	0	0	1	1	1	1	STORE with ADCV
1	0	l	1	1	l	1	1	11	0	0	0	1	1	1	1	STORE digital inputs.
1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	٦Ŋ	
						REP	EAT	ED '	TO						{	Outputs inactive.
1	1	0	1	1	0	1	0	0	0	0	0	1	1	1	ע ו	
1	1	0	1	1	0	1	1	, 0	1	0	0	1	1	1	1	DRDY PULSE
1	1	0	1	1	1	0	0	0	0	0	0	1	1	1	1	Invalid input
1	1	0	1	1	1	0	1	0	0	1	0	1	1	1	1	MUX PULSE
1	1	0	1	1	1	1	0	' O	0	0	1	1	1	1	1	ADCV PULSE
1	1	0	1	1	1	1	1	0	0	0	0	1	1	1	٦J	Invalid inputs
						REP	EAT	ED '	то						Ì	Outputs inactive.
1	1	1	0	0	1	1	0	0	0	0	0	1	1	1	ר ד	
1	1	1	0	0	1	1	1	0	0	0	0	0	1	1	1	RTC CLR
1	1	1	0	1	0	0	0	10	0	0	0	1	1	1	רי	Invalid inputs
1	1	1	0	1	0	0	1	0	0	0	0	1	1	1	1 T	Outputs inactive
1	1	1	0	1	0	1	0	, 0	0	0	0	1	1	1	ر 1	
1	1	1	0	1	0	1	1	0	0	0	0	1	0	1	1	DRDY CLR
1	1	l	0	1	l	0	0	, 1 0	0	0	0	1	1	1	1	Invalid input
1	1	l	0	1	1	0	1	0	0	0	0	1	1	0	1	MUX CLR
1	1	1	0	1	1	1	0	10	0	0	0	1	1	1	0	ADCV CLR
1	1	1	0	l	l	l	1	0	0	0	0	1	1	1	IJ	Invalid inputs.
						REP	EAT	ED	то						7	Outputs inactive
l	1	1	l	1	1	1	1	io	0	0	0	1	1	1	ı J	

TABLE Al.1 Programmable controller output decoding ROM (Q9) contents map.

.

.

.

214

.

•

.

Io	I ₁ F _o	Fı	Do	$D_1 D_2$		Jum	p add:	ress	
				•	3		5		<u>`</u>
	Devi	ce a	ldre	ss group;					
E	evice			Mnemonic		Do	Dl	^D 2	
Digital	input	port	1	DIG A	I	0	0	0	
13	11	11	2	DIG B	ł	0	Ō	1	
18	11	11	3	DIG C		0	1	0	
tt	18	11	4	DIG D		0	1	l	
Analogue	e Multi	plex	er	MUX		1	0	0	
Analogue	e-Digit	al c	onv	ADCV		1	0	l	
Phase lo	ocked c	lock		RTC		1	l	0	
Data rea	ady fla	g		DRDY		1	1	l	
	Fun	ctio	n gr	oup:					
E	Junctio	n		Mnemonic		I _o	I,	Fo	F.
Program	jump			JMP		0	0	0	0
Clear de	evice o	r fl	ag	CLR		1	l	0	0
Clock de	evice			PLS		1	l	0	1
Transfer	data			STR		1	l	l	0
Test dev	vice st	atus		FLG		1	l	l	1

TABLE A1.2 Interface controller instruction formats.

.

Interface programming examples.

The following programs demonstrate the application of the interface instruction set in two cases:

- i) acquisition of digital and analogue data,
- ii) analogue data only

The flow chart, Fig. Al.10 is applicable to both programs, and the corresponding controller program R.O.M. maps are illustrated in Fig.Al.11, Al.12.

Control program identification

The pairs of P.R.O.M's which contain the controller programs are identified by four character codes:

XXX1(2)Digital
dataAnalogue
dataNumber of
samples per blockR.O.M number

i) Digital data

The first character of the code indicates the digital input channels used, if any, and is an alphabetic sequence from A to P

e.g. A - input A only K - inputs ABC P - inputs ABCD

The letter X indicates that the digital inputs are unused.

ii) Analogue data

The second character is the letter A if ánalogue channels are included in the data block, otherwise the letter X is used. The channel numbers in use will depend on the multiplexer switch settings and thus can not be indicated in the program code.

iii) Number of samples per block

This figure is an indication of the number of samples stored in the output buffer prior to the setting of the data ready flag. In most applications it is unlikely to exceed 1.

iv) R.O.M. number

The final digit i.e. -1 or -2 corresponds to the numbered program memory sockets on the controller module. ROM - 1 contains the function and device address groups of the instructions, whilst ROM -2 holds jump address information.

INPUT SOCKETS (MCMURDO RED-RANGE 16 WAY).

PIN NO	DIGITAL INPUTS	ANALOGUE INP	UTS
1	DATA IN 15 MSB	ANALOGUE IN	1
2	" 14	IDENT DATA	2 (MSB)
3	" 13	11	l .
4	12	11	O (LSB)
5	11	ANALOGUE IN	2
6	10	IDENT DATA	2
7	9	11	1
8	8	n	0
9	7	ANALOGUE IN	3
10	6	IDENT DATA	2
11	5	n	l
12	4	"	0
13	3	ANALOGUE IN	4
14	2	IDENT DATA	2
15	1	"	1
16	O (LSB)	"	0

TABLE A1.3 Acquisition interface input plug details.

.

•

•

OUTPUT	SOCKET	(McMURDO	RED-RANGE 2	24 WAY).
PIN NO	F	UNCTION	PIN NO	FUNCTION

1	DATA OUT O	(LSB)	13	DATA OUT	12
2	"1		14	11	13
3	" 2		15	11	14
4	" 3		16	11	15(MSB)
5	" 4		17	N	1C
6	"5		18	DATA REAL	DY FLAG
7	"6		19	1	ĩC
8	"7		20	DATA TRAN	ISFER CLOCK
9	"8		21	· 1	ĨĊ
10	"9		22	OUTPUI	F ENABLE
11	"1	0	23	1	1C
12	" 1	1	24	POWER-ON	CLEAR (O/P)

NC = NOT CONNECTED.

POWER PLUG (MCMURDO RED-RANGE 8 WAY).

PIN NO FUNCTION

1 & 5 - 15V

2 & 6 + 15V

3 & 7 + 5V

4 & 8 OV (GND)

TABLE Al.4 Acquisition interface output socket and power plug details.

.

.



First (SW1)/Last (SW2) channel address switches.

First/Last channel.	D	С	В	A
0	0	0	0	0
l	0	0	0	1
2	0	0	1	0
3	0	0	l	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	l	1	l
8	l	0	0	0
9	l	0	0	l
10	l	0	l	0
11	l	0	1	1
12	1	1	0	0
13	1	1	0	l
14	1	1	1	0
15	1	1	1	1

.

.

TABLE A1.5

Analogue multiplexer channel control switches.



TABLE A1.6 Phase locked sampling clock, mode select switches (SW1).



TABLE A1.7 Phase locked sampling clock, clock rate select switches (SW2).

.

τ.

APPENDIX 2

THE PROTECTION PROCESSOR

.

•

The circuit diagrams for the protection processor are given. For comments see Appendix 1.



ţ







.

Fig A2.3 MICROMEMORY CIRCUIT

۰.

224

· ·



Fig. A2.4 CPU HIGH BYTE CIRCUIT



Fig. A.2.5 CPU LOW BYTE CIRCUIT



.



•



Fig. A 2 7 MACROMEMORY BUS DRIVERS CIRCUIT



Fig. A2.8 DATA-CONSTANT MEMORY CIRCUIT



Fig. A 2.9 The data memory counters

;



Fig. A2-10 BIT MASKING MEMORY CIRCUIT



Fig. A2.11 CIRCUIT BREAKER CONTROL PORT CIRCUIT



ADDRESS	DATA ROM 1	DATA ROM 2	MASK BIT
DA	81	81	
0000	1111111	1111110	0
0001	1111111	11111101	1
0010	1111111	11111011	2
0011	11111111	11110111	3
0100	11111111	11101111	4
0101	11111111	11011111	5
0110	11111111	10111111	6
0111	1111111	0111111	7
1000	1111110	1111111	8
1001	11111101	11111111	9
1010	11111011		10
1011	11110111	1111111	11
1100	11101111	1111111	12
1101	11011111	1111111	13
1110	10111111	11111111	14
1111	01111111	11111111	15

Address E set to "O"

.

Table A2.1 Bit masking memory ROM contents map.

.

234

•

DATA ROM 1	DATA ROM 2
° ₁ ° ₂ ° ₃ ° ₄	° ₁ ° ₂ ° ₃ ° ₄
1 1 1 1 0 0 1 1	1 1 1 1 0 0 1 1
0000	0000
	DATA ROM 1 ⁰ 1 ⁰ 2 ⁰ 3 ⁰ 4 1 1 1 1 0 0 1 1 0 0 0 0

Table A2.2Breaker control port, control worddecoding ROM (Q2,3) map.

ADDRESS	DATA .	FUNCTION
НА	° ₂ ° ₁	
111 111 11	01	Breaker control Port enable .
101 111 11	1 0	Communication port enable.
ALL OTHER ADDRESSES	0 0	
Table A2.3	Breaker control port, ad ROM (Q9) map.	dress decoding

. .

235

•

OUTPUT SOCKET (Mc MURDO RED-RANGE 24 WAY).

PIN	NO	FUNCTIC	N	PIN	NO	FUN	NCTION	•
l	DATA	OUT O	(LSB)	13		DATA OU	JT 12	
2	11	l		14		11	13	
3	11	2		15		11	14	
4	n	3		16		11	15	(MSB)
5	. 11	4		17		NC		
6	11	5		18		OUTPUT	READY	FLAG
7	11	6		19		NC		
8	11	7		20		CLEAP	R FLAG	ł
9	19.	8		21		NC		
10	11	9		22		OUTPUT	ENABL	E
11	11	10		23		NC		
12	19	11		24		NC		
NC =	- NOT CONNECTED	•						

POWER PLUG (Mc MURDO RED-RANGE 8 WAY) PIN NO FUNCTION 1 & 5 - 15V 2 & 6 + 15V

3 & 7 + 5V OV (GND) 4 & 8

Table A2.4 Protection processor data output socket and power plug details.

INPUT PLUG (MCMURDO RED-RANGE 24 WAY)

PIN 1	NO FU	UNCTION	PIN N	FUNCTION
l	DATA	IN O (LSB)	13	DATA IN 12
2	11	1/	14	" 13
3	11	2	15	" 14
4	11	3	16	" 15 (MSB)
5	11	4	17	NC
б	11	5	18	DATA READY FLAG IN
7	11	6	19	NC
8	11	7	20	TRANSFER CLOCK OUT
9	11	8.	21	NC
10	19	9	22	GROUND (OV)
11	11	10	23	NC
12	• 11	11	24	POWER ON CLEAR IN

NC = NOT CONNECTED

BREAKER CONTROL SOCKET (Mc MURDO RED-RANGE 8 WAY)

PIN	NO	FUNCTION		
1		Q	TRIP	CONTROL
2		Q	18	11
3		Q	RELAY	STATUS
4		Q	11	11
5		RESET	RELAY	STATUS
6,	,7,8	NC		

Table A2.5 Protection processor data input plug and breaker control socket details.

APPENDIX 3

THE INSTRUCTION SET

The instruction repertoire of the 52 instructions implemented is presented here. A brief description of the instruction function, the mnemonic used as it is recognised by the cross assembler and the binary code are given.

1

Then the sequence of the microinstructions which implement each instruction is given as in the example: 110 ACMA FF1 REN JCR13 00010110 11110000 00110011 00111101 (i) (ii) (iii) (iv) (v) (vi) (vii) (viii) where

(i) is the micromemory location address

(ii) is the mnemonic for the ALU array control. These are defined by the manufacturer(ref.25). The first 3 letters represent the ALU function and the following number or letter represents the register used. When there is no fourth character, then by default RO is specified.

(iii) This group contains any special functions to control the different modules of the processor. It can be one or more of the followings:

- a) K-bus definition (see table 3.3)
- b) Carry/shift flag output control, specified in ref. 30.

- c) Data bus control (see table 3.4).
- d) Carry/shift flag input control, specified in ref. 30.

1

(iv) The microprogram jump address or the LD signal when a new macroinstruction is going to be fetched (see ref. 30).

(v)	Contents	of	the	PROM	S IA	or II	3 in	fig.	A2.3
(vi)	f1	11	"	"	IIA	" III	3 U	11	*1
(vii)	11	11	11	"	AIII	"IIII	3 "	R?	H
(viii)	11	11	11	11	Q ₂	" Q.	5 11	ŧ	A2.2

Section A3.1 gives the basic instruction set, while in A3.2 the extended set is presented.

A3.1 THE BASIC INSTRUCTION SET

RST

<u>INSTRUCTION</u> Restart the processor at main memory location Ø.

MNEMONIC

FORMAT

					1	1 			
1	1	1	1	1	1	NOT	USED		

MICRO-CODE

.

Ø	CLR	JZR6	10000000	11110000	00000000	00100110
6	LMI	FFl JZR7	00100000	11110000	00000011	00100111
7_	CLAA	JZR15	10010110	11110000	00000000	00101111

Loc 15 is the start of a short fetch, whilst 14 is an extended fetch for use with short micro-code routines which are executed before macro memory access is possible.

 14
 SDR9
 FF1
 CL
 LD
 Olo10010
 O0001000
 O0000011
 10000000

 15
 SDR9
 FF1
 JZR14
 Olo10010
 O0000000
 O0000011
 O0101110

The SDR9 instruction is used for accumulator restoration purposes.

INSTRUCTION Halt the processor.

MNEMONIC HLT.

FORMAT

						-		
1	1	1	1	1	0	NOT	USED	

MICRO-CODE

1 NOP JZR1 11000000 11110000 00000000 00100001

<u>INSTRUCTION</u> Wait until the input data ready flag is set (i.e. logical l).

MNEMONIC WFS

FORMAT

	1	1	1	1	0	1		NOT	USE	D	
	MICR	.0-C0	DE								
8	LMI	FFl	JZ	R5	00	1000	00	111100	000	00000011	00100101
5	ORIT	K11	01	JZR4	11	0111	00	110100	000	00000000	00100100
4	NOP	JFL	0		11	.0000	00	111100	000	00000000	01000000
3	NOP	JZR	5		11	.0000	00	111100	000	00000000	00100101
2	NOP	JZR	13		11	0000	00	111100	000		00101101

INSTRUCTION Wait for n milli-secs., where n is specified by the contents of the data field. This instruction must be preceded by loading the accumulator with the constant 1664. i.e. LDA loc where (loc) = 1664.

1

MNEMONIC PAU.

FORMAT

						•
1	1	1	0	1	1	n milli-sec.

MICRO CODE

16	LDMT	JMPE	JCR6	00110100	00000000	00100000	00110110
22	LMI	FFl	JCR3	00100000	11110000	00000011	00110011
19	DCAA		JCR4	00111110		0000000	00110100
20	TZAA		JCR5	10111110	0000000	0000000	00110101
21	NOP		JFLl	11000000	11110000	0000000	01000001
18	TZRT	K1100) JCR15	10111100	11000000	0000000	00111111
31	ILR9		JFLl	00010010	11110000	0000000	01000001
26	SDR9	FF1 C	IL LD	01010010	00001000	00000011	10000000
27	DCAT		JCR3	00111100	00000000	00000000	00110011

INSTRUCTION No operation.

MNEMONIC NOP

FORMAT

						· ·					
1	1	1	1	Q	0		NOT	USED			
MICI		DDE				•				· ·	
9	LMI	FFl	JZ	R10	0010	00000	1111	.0000	00000011	00101010	
10	NOP		JZ	R15	1100	00000	1111	.0000	00000000	00101111	
INST	IRUCI	<u>FION</u>		Dec fol	remen lowin unt s	nt the ng ins skip l	loop truct oop).	o coun ion i	ter and sk f the resu	io the lt is zer	0
MNEN	MONI	2		C S	L	4	-				
FORM	<u>MAT</u>					!					

0 1 0 1 1 1 NOT USED	
----------------------	--

MICRO-CODE

DSM8	JCR4	00110000	00000000	00000000	00110100
TZR8	JCR5	10110000	00000000	00000000	00110101
LMI FF1	JFL10	00100000	11110000	00000011	01001010
LMI FF1	JCR3	00100000	11110000	00000011	00110011
NOP	JZR15	11000000	11110000	00000000	00101111
	DSM8 TZR8 LMI FF1 LMI FF1 NOP	DSM8 JCR4 TZR8 JCR5 LMI FF1 JFL10 LMI FF1 JCR3 NOP JZR15	DSM8 JCR4 OO110000 TZR8 JCR5 I0110000 LMI FF1 JFL10 OO100000 LMI FF1 JCR3 OO100000 NOP JZR15 I1000000	DSM8 JCR4 OOllood Oodood TZR8 JCR5 IOllood Oodood LMI FF1 JFL10 Oolood Illood LMI FF1 JCR3 Oolood Illood NOP JZR15 Iloodood Illood	DSM8 JCR4 OOllOOOD OOOOOOO OOOOOOO TZR8 JCR5 10110000 00000000 00000000 1 LMI FF1 JFL10 OOl00000 11110000 00000011 0 LMI FF1 JCR3 00100000 11110000 00000011 0 NOP JZR15 1100000 11110000 00000000 1
<u>INSTRUCTION</u> Load the accumulator from the data/constant store as specified by the sub address. <u>MNEMONIC</u> LDA

٠.

FORMAT

 					1				
1	0	1	1	1	1	SUB	ADDRESS		
					i I				
MICF	<u>10-CC</u>	DDE							
тмт	ت ت ت	DEN	торе	00	100000	111	10000	00110011	00110110

64	LMI FF1 REN JCR6	00100000	11110000	00110011	00110110
70	NOP REN JCR 7	11000000	11110000	00110000	00110111
71	LMFA REN JZR 14	11010110	11110000	00110000	00101110

INSTRUCTION	Store the accumulator in the data store
· ·	location or output port as specified by the
	sub-address.
MNEMONIC	STA

FORMAT

]			
	1 0 1 1	1 0	SUB ADDRESS		
		S	pecify O/P por	rt or RAM	•
	MICRO-CODE				
65	LMI FF1 EDB JCR4	0010000	0 11110000	01000011	00110100
68	NOP EDB WEN JCR5	1100000	0 11110000	11000000	00110101
69	NOP EDB WEN JZR14	1100000	0 11110000	11000000	00101110

INSTRUCTION Add (2's complement) the data in the constant/data store location as specified by the sub-address to the contents of the accumulator.

	MNEMONIC AD		ADD	•						
-	FORMAT						•		· .	
	1	0	1	1	0	1	St	JB ADDRESS		
	MICRO-CODE									
72	LMI	FFl	REN	I JCR	14	0010	0000	11110000	00110011	00111110
78	NOP	REN	JCR	215		1100	0000	11110000	00110000	00111111
79	AMAA	REN	JZR	R14		0001	.0110	00000000	00110000	00101110

<u>INSTRUCTION</u> Logically 'and' the contents of the constant/data store location as specified by the sub-address to the contents of the accumulator.

MNEMONIC

AND.

FORMAT

	1	0	1	1	0	0	SU	B ADDRESS			
MTCE											
MICH	0-00										
73	LMI	FFl	REN	JCR	12	0010	0000	11110000	00110011	0011	1100
76	NOP	REN		JCR	13	1100	0000	11110000	00110000	0011	1101
71	ANMA			JZR	14	1001	0110	00000000	00110000	0010	1110

INSTRUCTION

Exclusive or the contents of the data/constant store location as specified with the contents of the accumulator.

XOR

FORMAT

MNEMONIC

	1	0	1	0	1	1	ទប	B ADDRESS			
	MICR	<u>0-CC</u>	DE								
80	LMI	FFl	. REN	JCR	.5	0010	0000	11110000	00110011	0011010	01
85	NOP	REN	I	JCR	.6	1100	0000	11110000	00110000	001101	10
86	XNMA	REN	I	JCR	.7	1111	0110	00000000	00110000	001101	11
87	CMAA	JZF	R 14		•	1111	1110	11110000	00000000	001011	10
	-										

<u>INSTRUCTION</u> Subtract the contents of the data/constant store location as specified from the contents of the accumulator.

MNEMONIC

SUB

FORMAT

					i			
	1	0 1	0 1	0	SUB	ADDRESS		
	MICRO-	-CODE						
81	LMI	FF1 REN	N JCR2	001	00000	11110000	00110011	00110010
82	NOP	REN	JCR3	110	00000	11110000	00110000	00110011
83	LCMT	REN	JCR4	111	.10100	11110000	00110000	00110100
84	ALRT	FFl	JZR14	000	11000	0000000	00000011	00101110

<u>INSTRUCTION</u> Decrement the contents of the data store location as specified and skip the following instruction if the result is zero.

MNEMONIC

FORMAT

						1	
1	0	1	0	0	1	SUB	ADDRESS
					•		

Specify RAM

MICRO-CODE

88	NOP REN JCR15	11000000	11110000	00110000	00111111
95	NOP REN JCC6	11000000	11110000	00110000	00000110
111	LDMA REN JCR13	00110110	00000000	00110000	00111101
109	LMI FF1 JCC5	00100000	111.10000	00000011	00000101
93 [.]	TZAA EDB WEN JCR12	10111110	00000000	11000000	00111100
92	NOP EDB WEN JFL5	11000000	11110000 .	11000000	01000101
91	ILR9 CL LD	00010010	11111000	00000000	10000000
90	LMI FF1 JCC6	00100000	11110000	00000011	00000110
106	ILR9 JZR15	00010010	11110000	00000000	00101111

DSZ

Increment the contents of the data store INSTRUCTION location as specified and skip the following instruction if the result is zero. ISZ.

MNEMONIC

FORMAT

1	0	1	0	ο	ο	SUB ADDRESS
						Specify RAM

MICRO-CODE

89	NOP REN JCR14	11000000	11110000	00110000	00111110
94	NOP REN JCC6	11000000	11110000	00110000	00000110
110	ACMA FF1 REN JCR13	00010110	11110000	00110011	00111101
109	LMI FF1 JCC5	00100000	11110000	00000011	00000101
. 93	TZAA EDB WEN JCR12	10111110	00000000	11000000	00111100
92	NOP EDB WEN JFL5	11000000	11110000	11000000	01000101
91	ILR9 CL LD	00010010	11111000	00000000	10000000
90	LMI FFL JCC6	00100000	11110000	00000011	00000110
106	ILR9 JZR15	00010010	11110000	00000000	00101111

Shares $\boldsymbol{\mu}$ code with instruction DSZ

Deposit zero in the data store location INSTRUCTION as specified by the sub-address. DZM MNEMONIC FORMAT 0 0 1 1 1 SUB ADDRESS 1 Specify RAM. MICRO-CODE 96 LM1 FF1 JCR2 00100000 11110000 00000011 00110010 98 CLAA EDB JCC2 10010110 11110000 01000000 00000010 34 NOP EDB WEN JCR3 11000000 11110000 11000000 00110011 35 NOP EDB WEN JZR13 11000000 11110000 11000000 00101101 INSTRUCTION Sum the accumulator data in the memory location specified. MNEMONIC SUM FORMAT 1 0 0 1 1 0 SUB ADDRESS Specify RAM . MICRO-CODE 97 LMI FF1 REN JCR3 00100000 11110000 00110011 00110011 99 NOP REN JCR4 11000000 11110000 00110000 00110100 100 AMAA REN JCR5 00010110 0000000 00110000 00110101 101 NOP JCR6 11000000 11110000 00000000 00110110 102 NOP EDB WEN JCC7 11000000 11110000 11000000 00000111

118 NOP EDB WEN

JZR13

11000000

11110000

11000000

00101101

INSTRUCTION Transfer data from input port to data store location as specified.

MNEMONIC IDM.

FORMAT

1	0	ο	1	0	1	SUB ADDRESS
						Specify RAM

MICRO-CODE

104	LMI	FFl	IPE	JCR11	00100000	11110000	00010011	00111011
107	NOP	. IPE	WEN	JCR12	11000000	11110000	10010000	00111100
108	NOP	IPE	WEN	JZR14	11000000	11110000	10010000	00101110

<u>INSTRUCTION</u> Load the loop counter with the data specified in the 10 least significant bits of the instruction.

MNEMONIC LDL

FORMAT

		_								
	1	0	0	1	0	0	LOOP	COUNT		
	MICR	0-C0I	DE							
105	LMl	FF1	JM	PE	JCR7	00	100000	11110000	00100011	00110111
103	ACMA	JMI	PE	JCC	7	00	010110	11110000	00100000	00000111
119	SDR	FFl	JZ	R13		Ol	010000-	00000000	00000011	00101101

<u>INSTRUCTION</u> Form the l's complement of the accumulator contents. MNEMONIC COM.

MIDHOUIC

FORMAT



INSTRUCTION Clear the accumulator.

MNEMONIC

CLA

FORMAT



MICRO-CODE

129 LMI FF1 JZR7 00100000 11110000 00000011 00100111

NOTE: Shares µ-code with instruction RST.

INSTRUCTION

Form the 2's complement of the accumulator contents.

MNEMONIC

NEG

FORMAT



				×.			
143	CIA	FFl	JZR15	00111110	11110000	00000011	00101111
136	LMI	FFI	JCR15	00100000	11110000	00000011	00111111

INSTRUCTIONExtend the sign of the A-D converter input
data through the M.S.Bs of the accumulator.MNEMONICEXS

FORMAT

	0	1	1	1	0	0	N	IOT USED)	
	MICRO	-COD)E							
137	TZAA	Kll	.01	JCR1	.4	101	.11110	1101000	00000000	00111110
142	LMI	FFl	JFI	18		001	.00000	1111000	00000011	01001000
138	TZR9	Kll	.10	JCRI	.3	101	10010	1110000	0000000 00	00111101
139	CSAA	JCR	212			010	010110	1111000	0000000 00	00111100
140	ORR9	кос)11	JŻRI	.3	110	010010	0011000	0000000	00101101
141	ILR9	JZR	R 14			000	010010	1111000	00000000	00101110

Decrement the accumulator. INSTRUCTION MNEMONIC DEC FORMAT 0 1 1 0 1 1 NOT USED MICRO-CODE 11110000 00000011 00110110 144 LMI FF1 JCR6 00100000 150 SDAA JZR15 01010110 00000000 00000000 00101111

INSTRUCTION Increment the accumulator.

MNEMONIC INC

FORMAT



 145
 LMI
 FF1
 JCR7
 OOl00000
 11110000
 OO000011
 OOl10111

 151
 INAA
 FF1
 JZR15
 O111110
 1110000
 O0000011
 O0101111

<u>INSTRUCTION</u> Shift the contents of the accumulator one place left and fill the L.S.B. with zero. MNEMONIC SHL

FORMAT O 1 1 O O 1 NOT USED

MICRO-CODE

:

152	LMI	FFl	JCR15	00100000	11110000	00000011	00111111
159	ALRA		JZR15	00011010	00000000	00000000	00101111

<u>INSTRUCTION</u> Shift the contents of the accumulator one place right and fill the M.S.B. with zero.

:

MNEMONIC SHR

FORMAT

															_
	0	1	l	0	0	0	NOT	כ ו	JSED						
							;								-
	MICRO	-COD	E												
153	LMI	FFl	JC	R14	00	1000	000]	111	10000	(00000	011	0	0111	L110
158	SRAA		JZ	R15	00	0111	.10]	111	10000	(00000	000	0	010]	1111

INSTRUCTION

Shift the contents of the accumulator left n times, where n is specified by the 4 least significant bits of the address field. MSL

MNEMONIC

FORMAT

							<u> </u>			•
	0	1	0	0	1	. 1				
	MICR	0-CC	DE				1		n = 1 -	15
176	LDMT	JMP	E JC	!R7	00	01103	00	00000000	00100000	00110111
183	LMI	FFl	JC	R6	00	1000	000	11110000	00000011	00110110
182	TZRT	1	JC	R4	10)1110	000	00000000	11100000	00110100
180	ALRA		JF	L11	. 00	0110	010	00000000	00000000	01001011
178	SDR9	FFl	CL	LD	01	.0100	010	00001000	00000011	10000000
179	DCAT	l	JC	R6	00)111	.00	00000000	00000000	00110110
•	•••									

INSTRUCTION

Shift the contents of the accumulator right n times, where n is specified by the 4 least significant bits of the address field.

MNEMONIC

FORM	AT					
0	1	0	0	1	0	
		•	•·	·	•	

MSR

n = 1 - 15

. MICRO-CODE

177	LDMT JM	PE JCR5	00110100	00000000	00100000	00110101
181	LMI FF1	JCC12	00100000	11110000.	00000011	00001100
197	TZRT	JCR4	10111000	00000000	00000000	00110100
196	SRAA	JFL12	00011110	11110000	00000000	01001100
194	SDR9 FF	l CL LD	01010010	00001000	00000011	10000000
195 [.]	DCAT	JCR5	00111100	00000000	00000000	00110101

	INSTE	RUCTI	ION	Ċ	Jump in high page i.e. fetch the next								
	_			i	.nstr	ucti	lon fro	om the	location	specified			
within the rat								ge 102	4→2047.				
]	MNEMO	DNIC		Ċ	ΠP								
	FORM	<u>AT</u>				MS t	B Jump	o addr	ess				
- *	0	ο	1	1	1	1	LSBs	JÚMP	ADDRESS	·			

MICRO-CODE

192	LMMA	JMPE	FFl	JCR6	00110110	11110000	00100011	00110110
198	SDR		FFl	JCR7	01000000	00000000	00000011	00110111
199	ILR9			JZR14	00010010	11110000	0000000	00101110

<u>INSTRUCTION</u> Jump in low page. i.e. fetch next instruction from the location specified within the range O + 1023. <u>MNEMONIC</u> JLP

FORMAT

						MS	B JUMP A	DDRESS			
	0	0	1	1	1	0	LSB	s JUMP	ADDRESS		•
	MICRO)-COD	E								
193	LMMA	JMPE	FF	13	JCR6	oc	0110110	1111000	00100	2011	00110110
198	SDR		FF	1.	JCR7	01	.000000	0000000	00000	2011	00110111
199	ILR9				JZR14	00	010010	1111000	00000	0000	00101110

INSTRUCTION Return from subroutine to instruction following subroutine call.

RET

MNEMONIC

FORMAT

	-					1	•					
	0	0	1	1	0	1	NOT	USED				
	MICR	0-C0E)E			3						
200	LMI7	FFl	JCR	15	001	.01110	o rii	10000	000000	.1 (01111	.11
207	ILR7		JCR	14	000	01110	o 111	10000	0000000		01111	.10
206	SDR	FFl	JZR	13	010	0000	000 0	00000	000000	.1 (01011	.01

<u>INSTRUCTION</u> Jumpt to subroutine starting at the address specified. MNEMONIC JSR

FORMAT

						1				
	. 0	0	1	1	0	0	SUBR	OUTINE AD	DRESS	
	MICRO	-CODI	Ξ							
201	ILR	J	CR10			000	000000	11110000	00000000	00111010
202	SDR7	FFl d	JCR11	L		010	001110	00000000	00000011	00111011
203	LMMA .	JMPE	FFl	JCI	R12	00	110110	11110000	00100011	00111100
204	SDR		FFl	JCI	R13	010	000000	00000000	00000011	00111101
205	ILR		•	JZI	R14	000	010010	11110000	00000000	00101110

INSTRUCTION

Skip the following instruction if the contents of the accumulator differ from the contents of the data/constant store location as specified.

MNEMONIC

225

<u>I</u>	ORMA	T				<u> </u>					
	0	0	0	1	1	0	SUB	ADDRI	ESS		
	· ·			··		1				· .	-
1	4ICRC)-COE	DE								
								-			
]	LMI F	Fl F	REN J	ICR2	00)100000	111	10000	00110011	00110	010
				•							

SAD

226	NOP REN JCI	R3	11000000	11110000	00110000	00110011
227	XNMA REN JO	CR4	11110110	00000000	00110000	00110100
228	CMAA JO	CR5	11111110	11110000	00000000	00110101
229	TZAA JO	CR15	10111110	00000000	0000000	00111111
239	NOP JFL14		11000000	11110000	00000000	01001110
234	ILR9 CL 1	LD	00010010	11111000	00000000	10000000
235	LMI FF1 JC	R12 '	00100000	11110000	00000011	00111100
236	ILR9 JZR1	5	00010010	11110000	00000000	00101111

<u>INSTRUCTION</u> Skip the following instruction if the accumulator bit, specified by the 4 LSBs of this instruction, is clear.

MNEMONIC

SBC

FORMAT

		_		_			
•	0	0	1	0	1	1	
							Specify bit O→15

MICRO-CODE

208	LMI	FFl	EMM	JCR7	00100000	11110000	01010011	00110111
215	ANMA		EMM	JCR13	10010110	00000000	01010000	00111101
221	NOP	•	JFL13		11000000	11110000	00000000	01001101
218	LMI	FFl		JCR12	00100000	11110000	00000011 .	00111100
219	ILR9	CL	LD		00010010	11111000	00000000	10000000
220	ILR9			JZR15	00010010	11110000	00000000	00101111

INSTRUCTION Skip the following instruction if the accumulator bit specified by the 4 LSBs of this instruction is set.

	MNEM	ONIC		S	BS					
	FORM	AT					<u> </u>			
	0	0	1	0	1	0				
	MICRO	O-COD	E				, 		Specify 0→15	bit
209	LMI	FFl	EMM	JC	R6	00100	000	11110000	01010011	00110110
214	ANMA		EMM	JC	R5	10010	110	00000000	01010000	00110101
213	NOP		JFL	13		11000	000	11110000	00000000	01001101
210	ILR9		CL	LD		00010	010	11111000	0000000	10000000
211	LMI	FFl	JCR4			00100	000	11110000	00000011	00110100
212	ILR9		JZRI	.5		00010	010	11110000	. 00000000	00101111

<u>INSTRUCTION</u> Skip the following instruction if the converter data is positive i.e. sign bit = 0. <u>MNEMONIC</u> SPD

FORMAT

							5						
. .	0	0	0	1	0	1	1	NOT	USED				
	MICR	0-CC	DDE				1 1						-
232	LMI	FFl	JCR]	13	(20100	0000	111	10000	000000	011	001111	.01
237	TZAA	KIJ	101 3	10013	3.	1011	1110	110	10000	000000	000	000011	.01
221	NOP	JFI	L13		•	11000	0000	111	10000	000000	000	010011	.01
218	LMI	FFl	JCR	L2	(0100	0000	111	10000	000000	211	001111	.00
219	ILR9	CI	L LI)		00010	010	111	11000	000000	000	100000	000
220	ILR9	JZ	ZR15		(0001	010	111	10000	000000	000	001011	.11
								•					

<u>INSTRUCTION</u> Skip the following instruction if the converter data is negative i.e. sign bit = 1.

MNEMONIC

SND

FORMAT

]							
	0	0	0	1	0	0	N	OT US	ED					
i	MICRO	D-COL	DE				, , ,			. <u> </u>				
233.	LMI	FFl	JCRI	4	C	0100	0000	11110	000	000	20011	00	1111	10
238	TZAA	K1]	L01	JCR	L5 :	1011	1110	11010	000	000	00000	00	11111	11
239	NOP	JFI	514			11000	0000	11110	000	000	00000	01	.00113	10
234	ILR9) CI	L LE)	(0001	010	11110	000	000	00000	10	00000	00
235	LMI	FFl	JCR]	.2	(00010	0000	11110	000	0000	00011	oc	11110	00
236	ILR9) J2	2R15		(00010	010	11110	000	0000	00000	00	10111	11

Skip the following instruction if the INSTRUCTION contents of the accumulator are negative. SNA

MNEMONIC

FORMAT

O O O 1 1 1 NOT USED			·		i			
	0	0	0	1	1	1	NOT USED	•

MICRO-CODE

224	LMI	FF1 JCR7	00100000	11110000	00000011	00110111
231	TZAA	KO111 JCR15	10111110	01110000	00000000	00111111
239	NOP	JFL14	11000000	11110000	00000000	01001110
234	ILR9	CL LD	00010010	11111000	00000000	10000000
235	LMI	FF1 JCR12	00100000	11110000	00000011	00111100
236	ILR9	JZR15	00010010	11110000	00000000	00101111

<u>INSTRUCTION</u> Skip the following instruction if the contents of the accumulator are zero

MNEMONIC SZA

FORMAT

							•			
•	0	0	1 0	0	0	1	NOT	USI	ED	
	MICR	O-COD	E							
216	LMI	FFl	JCR1	5	0010	0000	111100	00.	00000011	00111111
223	TZAA		JCRL	3	1011	.1110	000000	000	00000000	00111101
221	NOP		JFLL	3	1100	00000	<u>`</u> 111100	000	00000000	01001101
218	LMI	FFl	JCRL	2	0010	0000	111100	000	00000011	00111100
219	ILR9	CL	LD		000]	10010	111110	000	00000000	10000000
220	ILR9		JZRL	5	000]	10010	111100	000	00000000	00101111

<u>INSTRUCTION</u> Skip the following instruction if the contents of the accumulator are positive MNEMONIC SPA

FORMAT

]			
	0	0	1	0	0	0	NOT	USED		
	MICRO)-COD	E				1			
217	LMI	FFl	JCR	14		0010	0000	11110000	00000011	00111110
222	TZAA	KOl	11	JCR1	.3	1011	1110	01110000	00000000	00111101
221	NOP	JFL	13			1100	0000	11110000	00000000	01001101
218	LMI	FFl	JCR	12		0010	0000	11110000	00000011	00111100
219	ILR9	CL	LD			0001	0010	11111000	00000000	10000000
220	ILR	JZR1	5			0001	0010	11110000	00000000	00101111

A3.2 THE EXTENDED INSTRUCTION SET

INSTRUCTION

Multiply the contents of the accumulator by the contents of the data/constant store location specified. The signed 32 bit product is in Accumulator (MSB's) and Register T (LSB's).

MNEMONIC

MUL

FORMAT

1	0	0	0	1	1	SUB	ADDRESS	
MICR	0-C		II .		L	!		
112	ŗ	rzaa	ĸo	111	J	CC16		٠
256	:	ILR9	RE	N	JI	FLO		
259	C	CIA A	A FFl	RE	EN JO	CR2	·	
258	5	SDRT	FFl	R	EN JO	CR1		
257]	LTMA	KOll	1 F	REN	JCC19		
305	2	ACMA	REN	I JI	FL3 ·		in the second	
307	ł	SDR2	FFl	J	CR7			
311	. (CIAA	FFl	. EI	DB J	JCR4		
308	1	NOP	EDB	WEI	N JO	CR5		
309	1	NOP	EDB	WEI	N JO	CRO	•.	
306		SDR2	FFl	. J(CRO		· · · ·	
304	(CSRA	JCF					
310	j	ALRA	JCC	:16		·	-	, e ^{r -}
262		ALRA	JCF	۶ <u>,</u>				A
261		ALRA	JCF	R4				
260		ALRA	FE1	l J	CR 7			
263		SDR1	FFl	. EI	DB	JCR8		
264	I	CLAA	STZ	L JO	CR9		?*	
265		SRAT	REN	H H	CZ	JCR10		

MUL (Contd.)

266	INRl	FFl	REN	STC	$\tt JFL$	3
315	AMAA	REN	HCZ	JCR1	.0	
314	SRAA	REN	STZ	JCR9		
313	SRAT	FFZ	REN	HCZ	JCF	C
267	SRAA	STZ	JCR1	2		
268	SRAT	FFZ	HCZ	JCRl	.3	
269	SDR6	FFl	EDB	JCR1	.4	
270	ILR2	EDB	JCR1	5		
271	NOP	EDB	WEN	JCC23	}	
383	LMI	FFl	EDB	WEN	JCR1	4
382	ALR9	KOll	l EDB	JCR	213	
381	TZAA	KOll	l ED	в јс	R12	
380	ILR6	EDB	JFL5			
347	CIAT	FFl	STZ	JCR1	.2	
348	CIAA	FFZ	EDB	JCR1	.0	
346	SDR9	FFl	CL	LD		

ROM CONTENTS.

•

112	10111110	01110000	00000000	00010000
256	00010010	11110000	00110000	01000000
259	00111110	11110000	00110011	00110010
258	01011000	00000000	00110011	00110001
257	10110110	01110000	00110000	00010011
305	00010110	11110000	00110000	01000011
307	01000100	00000000	00000011	00110111
311	00111110	11110000	01000011	00110100
308	11000000	11110000	11000000	00110101
309	11000000	11110000	11000000	00110000
306	01000100	0000000	00000011	00110000

.

١

204

304	01011010	11110000	00000000	00110110
310	00011010	00000000	00000000	00010000
262	00011010	00000000	00000000	00110101
261	00011010	00000000	00000000	00110100
260	00011010	00000000	00000011	00110111
263	01000010	00000000	01000011	00111000
264	10010110	11110000	00001000	00111001
265	00011100	11110000	00111100	00111010
266	01100010	11110000	00110111	01000011
315	00010110	00000000	00111100	00111010
314	00011110	11110000	00111000	00111001
313	00011100	11110000	00111101	01010000
267	00011110	11110000	00001000	00111100
268	00011100	11110000	00001101	00111101
269	01001100	00000000	01000011	00111110
270	00000100	11110000	01000000	00111111
271	11000000	11110000	11000000	00010111
383	00100000	11110000	11000011	00111110
382	00010010	01110000	01000000	00111101
381	10111110	01110000	01000000	00111100
380	00001100	11110000	01000000	01000101
347	00111100	11110000	00001011	00111100
348	00111110	11110000	01000001	00111010
346	01010010	00001000	00000011	10000000

.

i

ROM CONTENTS (Contd.)

•

INSTRUCT ION	Load R7 fro	m the data	. store	as	specified
	by the sub	address(i.	e.load	the	return
	address)				

MNEMONIC LRA

FORMAT

0	1	0	0	0	0	SUB ADDRESS
•						

MICRO-CODE

185	LMI FF1 REN JCC25	00100000	11110000	00110011	00011001
409	NOP REN JCR 10	11000000	11110000	00110000	00111010
410	LMFA REN JCR11	11010110	11110000	00110000	00111011
411	SDR7 FF1 JZR13	01001110	00000000	00000011	00101101

<u>INSTRUCTION</u> Store R7 (i.e. the return address of the S/R), in the data store location as speci-fied by the sub address. <u>MNEMONIC</u> SRA

FORMAT

 0
 1
 0
 0
 1
 SUB ADDRESS

MICRO-CODE

184	LMI FF1 JCC25	00100000	11110000	00000011	00011001
408	ILR7 EDB JCR15	00001110	11110000	01000000	00111111
415	NOP EDB WEN JCR14	11000000	11110000	11000000	00111110
414	NOP EDB WEN JZR13	11000000	11110000	11000000	00101101

FORMAT

1	1	0	0	1	1	SUB ADDRESS

MICRO-CODE

48	LMI FF1 REN JCC22	00100000	11110000	00110011	00010110
352	NOP REN JCR7	11000000	11110000	00110000	00110111
359	LMFT REN JZR14	11010100	11110000	00110000	00101110

INSTRUCTION		Store	Reg.	T	in	the	data	store	location
	•	as sp	ecifi	ed	þy	the	sub	address	3 •

MNEMONIC STT

FORMAT

						i		
1	0	0	0	1	0	SUB	ADDRESS	
						;		

MICRO-CODE

113	LMI FF1 JCC18	00100000	11110000	00000011	00010010
289	ILRT EDB JCR2	00011000	11110000	01000000	00110010
290	NOP EDB WEN JCR3	11000000	11110000	11000000	00110011
291	NOP EDB WEN JZR13	11000000	11110000	11000000	00101101

;.

<u>INSTRUCTION</u> Load R2,R3 and AC with three consecutive data words from the data store. The sub-address specifies the address of the first word.

MNEMONIC LMB

FORMAT

										1			·	
		0	1		0	1		0	1		SU	B ADDF	ESS	
MICE	<u> 10-</u>	<u>-C0</u>	<u>DE</u>			~				1				•
168		N	OP		RE	N		JCC	23	• .				
376		N	OP		RE	N		JCR	11					
379		L	MFA		RE	N		COU	Г	JCRO				
368		S	DR 2		FF	1		INC		COUI	l	JCR1		
369		N	OP		RE	N		COU	Г	JCR2	1			•
370		N	OP		RE	N		cou	L	JCR 3				
371		L	MFA		RE	N		COU	L	JCR4			-	
3 7 2		S	DR3		FF	1		INC		COUI		JCR5		
373		L	MI		FF	1		REN		COUL		JCR6		
374		N	0P		RE	N		cou	L	JCR7				
375		Ľ	MFA		RE.	N		COU	L	JZR1	4			
ROM	CC)NT	ENTS	5.										
168		1	1000	00	00		1	1 1 10	000	C	011	0000	00010111	
376		1	1000	000	00		1	1110	000	С	011	0000	00111011	
379		1	1010)11	10		1	1110	001	. C	011	0000	00110000	
368		0	1000)10)1		00	0000	001	С	000	0 011 -	00110001	
369		1	1000	00	00		1	11 10	0001	C	011	0000	00110010	
370		1	1000	000	0		1	1110	001	C	011	0000	00110011	
371		1	1010)11	0		1	1110	001	· C	011	0000	00110100	
37 2		0	1000)11	1,1		0	0000	001	C	000	0011	00110101	

LMB (LMB (Contd.)											
		*										
373	0010000	11110001	00110011	00110110								
374	11000000	11110001	00110000	00110111								
375	11010110	11110001	00110000	00101110								

<u>INSTRUCTION</u> Store R2,R3 and AC in three consecutive locations in the data store. The subaddress specifies the address where the first word has to be stored.

MNEMONIC

SMB

FORMAT

FORMAT											
0	1	0	1	0	0	SUE- ADDRESS					
MICRO-	CODE								•	,	
169	ILR2		JCC2	23					-		
377	NOP		EDB		WEN	JC1	R10				
378	NOP		EDB		WEN	CO	UL	JCC24			
393	ILR 3		INC	C	OUL	JC	RO		•••		
384	NOP		EDB		WEN	COI	UT .	JCR1			
385	LMI		FF1	•	EDB	WEI	N	COUL	JCR2		

				2 (V			
SMB	(contd	<u>.)</u>					
386	ILR9	INC	COU	L JCR3			
387	NOP	EDB	WEN	COUL	JCR4		
388	NOP	EDB	WEN	COUT.	JZR1	4	
ROM	CONTENTS						
169	00000	100	11110000	00000	000	000 10111	
377	110000	000	1111000	D 11000	000	00111010	
378	110000	000	1111000	1 110000	000	00011000	
393	00000	111	1111000	1 000000	000	00110000	
384	110000	000	1111000	1 110000	000	00110001	
385	001000	000	1111000	1 110000	011 (00110010	
386	000100)11	1111000	1 000000	000	00110011	
387	110000	000	1111000	1 110000	000	00110100	
388	110000	000	1111000	1 110000	000	00101110	
INST	RUCTION	Shift	the cont	tents of th	ne 32-b:	it word cont	ained
		in AC,	T=MSB,	LSB, right	t n time	es, where n	is
		specif	ied by 1	the 4 least	t signi:	ficant bits	of
		the ad	dress fi	ield. The f	final re	esult is in	AC,T
		with e	xtended	sign.			
MNEM	ONIC	DMR .					
FORM	AT			· .		· · ·	
· [<u> </u>]
	1 1 0	0	1 0	n=1-	-15]
MICR	O-CODE			i			
49	SDR6	FF1	JCC2	26	•		
417	LDMA	JMPE	JCR1	5			
431	SDR5	FF1	JCR1	4			
430	ILR6	JCR 1	3				

·

1

429 TZR6 KO111 STC JCR12

.

DMR_	(contd.)				
428	NOP	HCZ	JFL10		
427	SRAA	FF1	STZ	JCR8	
426	SRAA	STZ	JCR8		
424	TZR5	HCZ	JCR9		
425	SRAT	FFZ	HCZ	JFL11	
442	LMI	FF1	JCR7		
439	NOP	JZR	15		
443	DSM5	HCZ	JCF2		
ROM	CONTENTS				
49	010011	00	00000000	00000011	00011010
417	001101	10	00000000	00100000	00111111
431	010010	10	00000000	00000011	00111110
430	000011	00	11110000	00000000	00111101
429	101011	00	01110000	00000100	00111100
428	110000	00	11110000	00001100	01001010
427	000111	10	11110000	00001011	00111000
4 2 6	000111	10	11110000	00001000	00111000
424	-101010	10	00000000	00001100	00111001
425	000111	00	11110000	00001101	01001011
442	001000	00	11110000	00000011	00110111
439	110000	00	11110000	00000000	00101111
443	001010	10	00000000	00001100	01010010

271

1

. .

•

.

<u>INSTRUCTION</u> Store in the data store n words from the I/P port, starting from the address specified by the subaddress field. (The number of the words is specified by a LDA instruction which proceedes IDB in the program).

1

MNEMONIC	IDB	

<u>r</u>	JRMA	<u>T</u>				1					
	1	0	0	0	0	1		S	UB- ADDI	RESS	
M	ICRO	- CO	DE			:					
1	20	NO	Р	IPE	2	JCC2	0				
3	28	DC	AA	IF	Έ	WEN		COUL	JCR7		
3	27	ΤZ	AA	IF	Έ	WEN		COUL	JCR6		
3	26	NO	Ρ	ΓĎ	I	INC	C	OUL	JFL5		
3	38	ΓW	I	FF1		JCR	1				
3	39	NO	Ρ	COU	Г	JCR	8				
3	44	NO	Ρ	IPE		COUL	l	JCC20			
3	37	NO	Ρ	JZR	15						
R	OM C	ONTE	NTS								
1	20	11	0000	00	11	1100	00	000	10000	00010100	
3	28	00	1111	10	00	0000	01	100	10000	00110111	
3	27	10	1111	10	00	0000	01	100	10000	00110110	
3	2 6	11	0000	01	11	1100	01	000	00000	11000101	
3	38	00	1000	00	11	1100	00	000	00011	00110001	
3	39	11	0000	00	11	1100	01	000	00000	00111000	
3	44	11	0000	00	11	1100	01	000	10000	00010100	
3	37	11	0000	00	11	1100	00	000	00000	00101111	

INSTRUCTION

Add (2's complement) a 32-bit data word stored in two consecutive locations in the data store (the subaddress specifies the least significant 16-bits) to the contents of a similar size word contained in AC and T. The result is stored back as a 32-bit word in the 2 consecutive locations specified by the subaddress.

1

MNEMONIC

DPA

FORMAT

								•	_	_				
	1		1	0	0	0	1		SUB-	AD	DRESS	`		
<u>M</u>	I CR	0-	- CC	DE				1						
	56		NC)P	R	EN	JC	228						
4	56		II	RT	R	EN	JC	R10						
4	58		LN	1FT	R	EN	JC	R11					,	
4	59		AI	RT	S	TŻ	JC.	R12						
4	60		NC)P	Ε	DB	WE	M	HCZ		JCR13	3		
4	61		NC	P	Έ	DB	WE:	N	HCZ		COUL		JCR14	
4	62		NC	P	I	NC	HC	Z	COUL	I	JCR1	5		
4	63		NC)P	R	EN	HC	Z	COUL	I	JCR2			
4	50 [·]		LN	II	F	F1	RE	N	HCZ		COUL		JCR3	
4	51		ΓN	1FA	R	EN	HC	Z	COUL	I	JCR4			
4	52		AI	R9	\mathbf{F}	FZ	CO	UL	JCR5	i				
4	53		NC	P	Ε	DB	WE	N	COUL	1	JCR6			
4	54		NC	P	Ε	DB	WE:	N	COUL	i	JZR14	Ļ.		
R	MC	CO	NTE	ENTS										
	56		11	10000	000	1	1110	000	001	1000	00	000	011100	
4	56		00	0110	000	1	1110	000	001	1000	00	001	111010	
4	58		11	10101	100	1	1110	000	001	1000	00	001	111011	·
4	59		00	0110	000	0	0000	000	000	010	00	001	111100	
4	60		11	10000	000	1	1110	00 0	110	0110	00	001	111101	
4	61		11	10000	000	1	1110	001	110	0110	00	001	11110	

DPA	(contd.)			
462	11000001	11110001	00001100	00111111
463	11000000	11110001	00111100	00110010
450	00100000	11110001	00111111	00110011
451	11010110	11110001	00111100	00110100
452	00010010	00000001	00000001	00110101
453	11000000	11110001	11000000	00110110
454	11000000	11110001	11000000	00101110

<u>INSTRUCTION</u> Subtract a 32-bit word stored in two consecutive locations in the data store(the subaddress specifies the least significant 16--bits) from the contents of a similar size word contained in AC and T. The result is stored back as a 32-bit word in the two consecutive locations specified by the subaddress.

MNEMONIC DPS

FORMAT

			1				
	1 0	0 0	0 0	SUB- A	DDRESS		
L	l		1				
MICRO	- CODE						
121	NOP	REN	JCC22				
361	ILRT	REN	JCR10				
362	LCMT	REN	JCR11				
363	ALRT	FF1	STZ	JCR12			
364	NOP	EDB	WEN	HCZ	JCR13		
365	NOP	EDB	WEN	HCZ	COUL	JCR14	

DPS	(contd.)						
366	NOP	HCZ	COUL	INC	3	JCR15	
367	NOP	REN	HCZ	COI	л	JCR2	
354	LMI	FF1	REN	HC2	Z	COUL	JCR3
355	LCMA	REN	HCZ	COT	lΓ	JCR4	
356	ALR9	FFZ	COUL	JCH	35		
357	NOP	EDB	WEN	COT	Γ	JCR6	
358	NOP	EDB	WEN	COT	Γ	JZR14	
ROM	CONTENTS						
121	1100000	C	11110000	00	10000) 00	0010110
361	00011000)	11110000	00	10000	00	0111010
362	11110100)	1111000 0	00	10000) 0(0111011
36 3	00011000	C	00000000	000	01011	00	0111100
364	1 100000)	11110000	11(01100) 00	0111101
365	1100000)	11110001	11(001100) 00	0111110
366	1100000	1	11110001	000	01100) 0(01111 1 1
367	1 1000000	C	11110001	001	111100	0	0110010
354	0010000)	11110001	001	111111	00	0110011
355	11110110)	11110001	00	111100	00	0110100
356	00010010)	00000001	000	000001	00	0110101
357	11000000	C	11110001	110	000000) 00	0110110
358	1100000	C	11110001	1 10	000000	00	0101110

.

1

.

-

INSTRUCTION Multiply the AC by a positive fractional constant of the constant store as specified (The number of bits after the binary point is stored in T). The result is scaled to the nearest integer and stored to AC.

1

MNEMONIC

FMU

FORMAT

						•					
	1	1	0	0	0	0 Ó	SU	JB- ADDRESS	3		
MICRO	- CODI	3		-							
57	ILR	P]	EDB	J	CC 29					
434	NO P		c	JCR4							
435	INR	A	c	JCR4							
436	NOP		c	IZR14	• .						
466	INR	1]	FF1	R	EN	STC	JFL14			
467	TZR	r	J	KO 1 1 1	J	CR4					
468	LMI]	PF1	J	FL11			_	-	
473	SDR	1]	PF1	J	CR12			•		
474	SRA	C]	REN	H	CZ	JCC30				•
475	SRA	r	J	REN	H	CZ	JCR2				
476	ILR	9	I	REN	J	CR13					
477	SDR	r]	FF1	R	EN	JCR14	·			
478	LTM	Ą]	KO 1 1 1	R	EN	JCR15				·
479	CLA	A	1	REN	J	FL13			·	··	
481	SRA	r	•]	FFZ	H	CZ	REN	JCF5			
482	SRA	A]	FF1	S	TZ	REN	JCR1			
483	AMA	A]	REN	H	CZ	JCR2				
484	LMI]	FF1	J	FL11					
490	INR	1]	FF1	R	EN	STC	JFL15			
491	TZR	r]	KO 1 1 1	J	CR4					

FMU	(contd.)			
505	SRAT	FFZ H	Z REN	JCF6
506	SRAA	STZ RI	EN JCR9	
507	AMAA	REN H	Z JCR10	
ROM	CONTENTS			
57	00011000	11110000	0100000	00011101
434	11000000	11110000	00000000	00110100
435	01111010	11110000	00000011	00110100
436	11000000	11110000	00000000	00101110
466	01100010	11110000	00110111	01001110
467	10111000	01110000	00000000	00110100
468	00100000	11110000	00000011	01001011
473	01000010	0000000	00000011	00111100
474	00011100	11110000	00111100	00011110
475	00011100	1111000	00111100	00110010
476	00010010	11110000	00110000	00111101
477	01011000	0000000	00110011	00111110
478	10110110	01110000	00110000	00111111
479	10011010	11110000	00110000	01001101
481	00011100	11110000	00111101	01010101
482	00011110	11110000	00111011	00110001
483	00010110	0000000	00111100	00110010
484	00100000	11110000	00000011	01001011
490	01100010	11110000	00110111	01001111
491	10111000	01110000	00000000	00110100
505	00011100	11110000	00111101	01010110
506	00011110	11110000	00111000	00111001
507	00010110	0000000	00111100	00111010

.

.

277

APPENDIX 4

OFF-LINE SUPPORT

A4.1 Software support

The first cross- assembler written, produces the binary code for the 32- bit microword. Fig. A4.1 shows the different fields, as have been defined in table 3.2. The user has to type the required mnemonic for each field, but in a case of a field defined by default, a carriage return is typed. When all the program has been typed, then a tape is punched with the data for the micromemory. After that, the listings of these data can be obtained in the format shown in fig. A4.2. For corrections, modifications or extension of the micro- program, the binary tape is loaded into the computer, and the same process is repeated to produce the new program.

The second cross- assembler in principle works at the same way as the previous one, but with a change in the symbol table and some additional support. Fig. A4.3 shows the listings provided by the crossassembler. Because the EPROM programmer is driven by the computer, the program is arranged such that to transfer directly the produced binary code into the EPROMS.

MICROIN CPU****** 000 LOC FUNCTION BUS CLR REGISTER 7ERO INC COUNTERS **KB'JS** CLOCK LATCH LOAD COUNTERS WR CONTROL DATA BUS FLAG IP CON FLAG OP CON LOAD MCU ADDR CON JZR 006 Fig. A4.1 The fields for the microinstruction in the corresponding cross- assembler COMMAND ? LIST NO OF ROM ! 00 000 000 000 00 00 10000000 00 06 006 000000110 00100000 ROM1: Bits 31-24 00 07 007 000000111 10010110 ROM2: Bits 23-17 NO OF ROM 2 Bits 16- 8 ROM3: 11110000 00 000 000 000 00 00 ROM4: Bits 7-0 (a): Number of row 00 06 006 000000110 11110000 (b): Number of column 00 07 007 00000111 11110000 (e): Decimal address NO OF ROM 3 (d): Binary address 00 000 000 000 00 00 00000000 (e): Contents 00000011 00 06 006 000000110 07 007 00000111 00000000 00 NO OF ROM 4 00 000 000 000 000 00 00100110 06 006 000000110 00100111 00 007 000000111 00101111 00 07 (a) (b) (c) (d) (e)

1

Fig. A4.2 The micromemory contents generated by the cross-assembler
(a)		(b)	(c)	(d)	(e)
000000	JLP	000550	034550	000071	000150
000550	LDA	000571	136571	000275	000171
000551	STA	000377	134377	000270	000377
000552	LDL	000002	110002	000220	000002
000553	STA	000000	134000	000270	000000
000554	DSZ	000000	122000	000244	000000
000555	JLP	000554	034554	000071	000154
000556	CSL		056000	000134	000000
000557	JLP	000553	034553	000071	000153
000560	LDA	000572	136572	000275	000172
000561	STA	000377	134377	000270	000377
000562	JLP	000550	034550	000071	000150
COMMAND?					

,

•

Fig. A4.3 Output listings provided by the cross--assembler for the application program.

- a): Address
- b): Mnemonic of the instruction
- c): Binary code of the 16-bit word
- d): Contents of the ROM1 i. e. 8 most significant bits
- e): Contents of the ROM2 i. e. 8 least significant bits.

Note: All numbers are in octal

.

Additional facilities are:

- a) Reading of the data contained in the EPROM.
- b) Verification of the EPROM data, with those contained in the minicomputer.
- c) Copy of the EPROM data, into the minicomputer
- d) If few instructions have to be changed, it is easier to type them in a binary form, than to go through the assembler, therefore this facility is provided.
- e) Other commands provide deleting and interleaving data locations and moving data blocks in other locations.

A4.2 PROM programmers

The programmer for the bipolar PROMS is operated manually through switches. The operator has to select some switches to define the type of the PROM used, then selects the address and the data to be programmed there and finally presses the clear and start push buttons. When the programming procedure has finished, the interrupt light comes on. The above operation is then repeated for the remaining locations to be programmed. A block diagram of this programmer is shown in fig. A4.4.

The specified address and data are latched,



•

Fig. A4.4 The block diagram for the bipolar PROM programmer

>

then the relays (I) are closed to compare the contents of the PROM with the data entered through the switches. The four possible states of the comparator are:

- a) P corresponds to programming
- b) SP means that programming is not necessary
- c) The bipolar PROMs are of the fusible link type, therefore an already programmed bit cannot change back. To inform the user of such operation, signal S comes on.
- d) INT signals the end of programming.

These signals together with some others which define the type of the PROM, are decoded by the controller, such that the right timing pulses are generated. These are amplified accordingly, relays(I) open, while Relays (II) close, and the programming of one bit at a time occurs.

The types of PROMs which can be programmed are:

- a) Texas Instruments 74188, 745287, 745471, 745472³¹.
- b) Intel 360143.
- c) National DM 7573/DM 8573⁴⁴.
- d) Signetics 82S123⁴⁵.

The EPROM programmer is driven by the computer, therefore its control pulses are defined by software.

The only hardware needed is to generate the amplified pulses.

A4.3 PROM simulators

The necessity for the PROM simulators has been discussed in chapter 3. Fig. A4.5 shows the block diagram of the EPROM simulator driven from the NOVA 3. The RAMs can be addressed either by the NOVA(load mode) of by the processor (read mode). In the load mode the data are fed from the NOVA to a buffer and a timing circuit generates the write pulses. The address is controlled by a counter. In the read mode, the processor supplies the address to the simulator and the data then are fed back to the processor.



Fig. A4-5 The block diagram for the EPROM simulator

APPENDIX 5

THE TEST RIG

A5.1 The transmission line model

The digital relay performance has been tested by using the rig described in reference 77.A schematic diagram is given in fig. A5.1. Variable source and line impedances are provided. Because of unbalances in these impedances, only the value of $Z_s=20$ g has been used. By connecting the fault link in different phases and at different positions, the relay performance under different fault conditions has been tested.

The c.t.s used are of the bar- primary design with 400/1 secondaries. The class of these c.t.s is 15S10 and have 1.522 secondary winding resistance. As the maximum current in the model is about 60 A, the primary contains 20 turns, to give a more accurate measurement. To avoid high voltage occuring in the secondary, when it is accidentally open- circuited, while the primary is still energised, a low burden of 0.59 has been applied. At the same time, as the secondary output of the c.t. feeds the high impedance input of the analogue filter operational amplifier, a transformation of the current to voltage is achieved.

The v.t.'s used have a ratio of 240/24 and maximum burden 25 VA. A voltage divider is necessary



>

in the secondary of the v.t., such that the maximum signal fed to the filters is approximately ± 10 V.

A5.2 Filter and amplifier design

Fig. A5.2 gives the circuit details for the antialiasing analogue filters and the corresponding amplifiers. The filter design has been discussed in chapter 4.

The amplification has been selected such that for the maximum possible values in the primary network, saturation does not occur in the signals fed to the data acquisition unit.

Offset and gain adjustments are provided. By taking into account all the intermediate attenuating factors between the primary network quantities and the outputs of the filter/amplifier it has been found that for the system used the voltage attenuation is 82.87 while the current is 6.05. Small variations of negligish effect have been found due to unbalances in the system and inaccuracies in the transformers. Such errors correspond to a maximum error of 2 lsbits in the A/D.

A5.3 The rig- relay connections

In fig. A5.1, the way the dedicated relay is connected to the filters/amplifiers is shown. NOVA 3 is the monitoring minicomputer used, connected to a VDU.

1



•

Fig. A5.2 2nd order Butterworth low pass filter and amplifier

.

~

APPENDIX 6

THE PROGRAM LISTINGS

Appendix 6.1 refers to the low page i.e. the first 1K locations for the sample and midpoint formula.

In appendix 6.2 the listings for the high page (common to both methods) are given.

Because the software has been kept modular, the low page for the midpoints method is the same, except that part of the program which manipulates the data such that the quantities VA, CA, DCA, VB, CB and DCB to be derived. Therefore the empty or missing locations in appendix 6.3 are the same as the corresponding ones for the sample and midpoint formula.

Appendices 6.4, 6.5 and 6.6 present the contents of the data and constant store.

	A	6.1 <u>LOW</u>	PAGE (THE	SAMPLE	AND MIDPO	INT	FORMULA)
000	JLP	16	033	JLP	1760	066	T, DA	12	
001	TIDA	572	034	STA	33	067	ST A	106	
002	STA	377	035	JLP	532	070	JSR	1062	•
003	DZM	423	036			071	T.DA	12	
004	DZM	426	037	WFS		072	STA	107	
005	LDA	543	040	JSR	477	073	JSR	1102	
006	STA	140	041	LDA	415	074	LDA	12	
007	STA	136	042	SBC	15	075	STA	110	
010	STA	137	043	JSR	1677	076	JSR	1120	
011	LDA	542	044	JSR	532	077	JSR	1160	
012	STA	100	045	JSR	1013	100	LDA	12	
013	STA	101	046	JSR	1044	101	STA	111	
014	STA	102	047	JSR	1062	102	JSR	1176	
015	JHP	1703	050	J SR	1102	103	LDA	12	
016	WFS		051	JSR	1120	104	STA	112	
017	JSR	47 7	052	JSR	1160	105	JSR	1220	
020	LDA	415	053	JSR	1176	106	LDA	12	
021	STA	73	054	JSR	1220	107	STA	113	
02 2	WFS		055	JLP	56	110	JLP	142	
023	JSR	477	056	WFS		111	LDA	104	
024	LDA	415	057	JSR	477	112	STA	414	
025	SBS	17	060	LDA	415	113	LDA	157	
026	JLP	22	061	SBC	15	114	JSR	1263	
027	LDA	415	062	JSR	1677	115	JLP	1442	
030	MSL	2	063	JSR	465	116	JLP	1451	
031	MSR	3	064	JSR	1013	117	STA	104	
032	STA	56	065	JSR	1044	120	JSR	1176	

.

. .

121	JSR	1243	156	JLP	134		213	JLP	1364
122	LDA	112	157	SBS	16		214	$_{\rm JLP}$	1372
123	J SR	1152	160	JLP	207		215	STA	100
124	STA	112	161	LDA	33		216	JSR	1044
125	LDA	410	162	MSL	3		217	JSR	1243
126	STA	275	163	JLP	653		220	LDA	106
127	LDA	411	164	LDA	415		221	JSR	1152
130	STA	276	165	SBC	16		222	STA	106
131	JSR	1571	166	$\mathbf{J}\mathbf{L}\mathbf{P}$	677		223	LDA	400
132	JSR	1571	167	SBS	14		224	STA	2 75
133	JHP	50	170	JLP	174		225	LDA	401
134	DZM	52	171	LDA	0		226	STA	276
135	LDA	415	172	STA	1177		227	JSR	661.
136	$_{\rm JLP}$	157	173	$_{\rm JLP}$	745		230	JSR	1561
13 7	SZA		174	SBC	_ 1		2 3 1	$_{ m JHP}$	12
140	JLP	164	175	JLP	207		23 2	LDA	275
141	JLP	207	176	SBC	2		233	STA	400
142	JHP	415	177	JLP	243		234	LDA	276
143			200	SBC	3		235	STA	401
144	DZM	2 2	201	JLP	307		236	LDA	` 0
145	JLP	146	202	SBC	4		237	STA	65
146	WFS		203	JLP	340	•	240	LDA	167
147	JSR	405	204	SBC	5		241	STA	66
150	DZM	34	205	JLP	111		242	JSR	517
151	JSR	410	206	JLP	455		243	LDA	101
152	SBC	15	207	LDA	100		244	STA	414
153	J S R	1677	210	STA	414		245	LDA	1
154	JSR	1013	211	LDA	0		246	JSR	1263
155	JSR	1120	212	JSR	1263		247	JLP	1377

.

250	JLP	1405	305	STA	66	342	LDA	156
251	STA	101	306	JSR	517	343	JSR	1263
252	JSR	1062	307	LDA	102	344	JLP	1425
253	JSR	1243	310	STA	114	345	JLP	1434
254	LDA	107	311	LDA	2	346	STA	103
255	JSR	1152	312	JSR	1263	347	JSR	1160
256	STA	107	313	$_{ m JLP}$	1412	350	JSR	1243
2 57	LDA	402	314	JLP	1420	351	LDA	111
260	STA	2 75	315	STA	102	3 52	JS R	1152
261	LDA	403	316	JSR	1102	353	STA	11 1
2 62	STA	276	317	JSR	1243	354	LDA	406
263	JSR	661	320	LDA	110	355	STA	275
264	JSR	1563	321	JSR	1152	356	LDA	407
265	JHP	20	322	STA	110	357	STA	276
26 6	LDA	2 75	323	LDA	404	360	JSR	577
26 7	STA	402	324	STA	275	361	JSR	1567
270	LDA	273	325	LDA	405	362	JHP	151
271	STA	403	326	STA	276	363	LDA	275
272	LDA	415	32 7	JSR	661	364	STA	406
273	SBC	13	330	JSR	1565	365	LDA	276
274	JLP	751	331	JHP	35	366	STA	407
2 75	SBS	14	332	LDA	2	367	LDA	415
276	JLP	302	333	STA	65	370	SBC	13
2 77	LDA	1	334	LDA	171	371	JLP	753
300	STA	1177	335	STA	66	3 7 2	SBS	14
301	JLP	307	336	JSR	517	373	JLP	37 7 `
302	LDA	1	337	$_{ m JLP}$	666	374	LDA	2
303	STA	65	340	LDA	103	375	STA	1177
304	LDA	117	341	STA	414	376	JLP	111

377	LDA	3	434	LDA	543	4	471	SZA	
400	STA	65	435	SAD	145	4	472	JLP	474
<u>4</u> 01	LDA	172	436	JHP	1441	4	473	ISZ	147
402	STA	66	437	LRA	420	4	474	LDA	415
403	JSR	570	440	LDA	415	4	475	AND	540
404	JLP	111	441	RET		2	476	$_{\rm JLP}$	34
405	CLA		442	JHP	1044	4	477	IDM	415
406	STA	23	443	DZM	436	5	500	IDM	0
407	JLP	477	444	LDA	275	5	501	IDM	1
410	JHP	176	445	STA	410	5	502	IDM	2
411	JHP	430	446	LDA	276	5	503	IDM	3
412			447	STA	411	5	504	IDM	. 4
413	LDA	275	450	LDA	4	5	505	IDM	5
414	STA	404	451	STA	65	5	506	IDM	76
415	LDA	276	452	LDA	173	5	507	LDA	0
416	STA	405	453	STA	66	5	510	EXS	
417	JLP	332	454	JSR	470	5	511	STA	0
420			455	LDA	105	5	512	LDA	1
421	LDA-	546	456	STA	414	5	513	EXS	
422	SAD	15 1	457	LDA	160	5	514	STA	1
423	JLP	437	460	JSR	1263	5	515	LDA	2
424	ISZ	151	461	JLP	1457	· 5	516	EXS	
425	LDA	156	462	JLP	1466	. 5	517	STA	2
426	JSR	1004	463	STA	105	5	520	LDA	3
427	LDA	157	464	JLP	625	5	521	EXS	
430	JSR	1004	465	LDA	415	5	522	STA	3
431	LDA	160	466	SBC	0	5	523	LDA	4
432	JSR	1004	46 7	JLP	474	5	524	EXS	
433	ISZ	145	470	LDA	146	5	25	STA	4

526	LDA	5	563	SBC	10	620	JLP	7 26
52 7	EXS		564	JLP	551	621	LDA	65
530	STA	5	565	$_{\rm JLP}$	1	622	JSR	777
53 1	RET		566	ISZ	23	623	LDA	66
532	LDA	415	567	JHP	566	624	JLP	726
533	SBS	10	570	LDA	34	625	JSR	1220
534	RET		571	SZA		626	JSR	1243
535	LDA	76	572	JHP	441	627	LDA	113
536	EXS		573	LDA	22	630	JSR	1152
537	STA	76	574	SZA		631	STA	113
540	MSR	2	575	JLP	1100	632	LDA	41 2
541	EXS		576	LDA	26 2	633	STA	275
542	JHP	357	577	SZA		634	LDA	413
543	LDA	573	600	RET		635	STA	276
544	JSR	777	601	LDA	4 2 3	636	JSR	566
545	LDA	76	602	SZA		637	JSR	1573
546	STA	1177	603	JLP	757	640	JHP	. 0
547	CLA		604	$_{ m JHP}$	1771	641	LDA	275
55 0	STA	37 7	60 5 [.]	JHP	401	642	STA	412
551	WFS		606	JSR	777	643	LDA	276
552	IDM	415	607	LDA	415	644	STA	413
553	IDM	0	610	SBC	0	645	LDA	5
554	IDM	0	611	JLP	617	646	STA	65
555	IDM	0	612	LDA	146	647	LDA	174
556	IDM	0	613	SZA		650	STA	66
557	IDM	0	614	JLP	617	651	JSR	570
560	IDM	0	615	LDA	571	652	JHP	1113
561	IDM	76,	616	JLP	726	653	STA	34
562	LDA	415	617	CLA		654	LDA	415

					•			
655	LBS	0	712	JLP	606	747	STA	52
656	ISZ	144	713	LDA	162	750	JLP	207
657	LDA	34	714	JSR	777	751	LDA	4
660	$_{\rm JLP}$	137	715	LDA	161	752	JLP	300
661	ISZ	123	716	JSR	777	753	LDA	5
662	LDA	57	717	LDA	164	754	JLP	375
663	SZA		720	J SR	777	755	LDA	546
664	JHP	566	721	LDA	163	756	STA	1177
665	JHP	636	722	JSR	777	757	LDA	146
666	ISZ	25	723	LDA	166	760	INC	
667	ISZ	437	724	J SR	777	761	STA	146
670	JLP	340	725	LDA	165	762	STA	22
671	JLP	340	726	STA	1177	763	LDA	23
672	LDA	145	727	LDA	557	764	STA	32
673	SZA	·	730	SUB	144	765	LDA	25
674	DSZ	145	731	SNA		766	STA	31
675	JLP	437	7 .32	JLP	146	767	LDA	571
676	JLP	437	73 3	LDA	146	770	STA	377
677	LDA	3	734	SZA		771	DZM	≇ 65
700	JLP	172	735	JLP	743	772	DZM	266
701	LDA	415	736	LDA	571	773	JHP	1467
702	SBC	11	737	STA	377 ·	774		
703	JLP	7 07	740	LDA	146	775		
704	SBC	12	741	INC		776	JLP	1000
705	JLP	621	742	STA	146	777	STA	1177
706	JLP	713	743	DZM	144			
707	LDA	10	744	JLP	146			
710	JSR	777	745	CLA				
711	LDA	11	746	INC				

1 - 5

						296								
				• • •	•	. •	•							
	•			•	•	•				·				·
	1000	LDL	67	1033	RET			1066	LDA	1				
	100 1	CSL	•	1034	LDA	146		1067	STA	124				
	1002	JLP	1001	. 1035	SZA			1070	STA	10	,			
	1003	RET		1036	$_{ m JLP}$	1276		10 <u>7</u> 1	LDA	4				,
	1004	SNA		1037	LDA	571		1072	ADD	416				
	1005	JLP	1007	1040	STA	377		1073	STA	11				•
•	1006	NEG		1041	DZM	146		1074	STA	125				
	1007	SUB	542	1042	ISZ	146		1075	LDA	430				
	1010	SNA		1043	$_{ m JLP}$	1276		1076	STA	435				
	1011	JLP	1173	1044	LDA	122		1077	RET					
	10.2	RET		1045	STA	14		1100	LRA	267		-		
	1013	LDA	3	104 5 ^{°°}	LDA	123		1101	RET		• .			
	1014	ADD	4	1047	STA	12		1102	LDA	431.				•
	1015	ADD	5	1050	LDA	0		1103	STA	435				
	1016	STA	152	1051	STA	122		1104	LDA	12 <u>6</u>	-			
	- 1017	LTR	564	1052	STA	10		1105	STA	14				
	102 0	LDA	570	1053	LDA	× 3		1106	LDA	127				
	1021	FMU	152	1054	ADD	416		1107	STA	12				
	1022	STA	152	1055	STA	1 1		1110	LDA	2		•		
	1:)23	MUL	. 67	1056	STA	123		1111	STA	126				
	1024	STT	416	1057	. LDA	427		1112	ŞTA	10	•			·
	1025	RET		1060	STA	435		1113	LDA	5	• •			
	1026	SPA		1061	RET			1114	ADD	416			`	
	102 7	NEG		1062	LDA	1 24		1115	STA	11				
	1030	MSR	2	1063	STÁ	14		1116	STA	12 7				•
	1031	SZÁ		1064	LDA	125		1117	RET					
	1032	J L P	144	1065	STA	12		1120	SRA	420				
			. •			•								
	•													

					297			
1121.	JLP	1124	1156	LDA	12	1213	LMB	100
1122	LDA	414	1157	RET		1214	SMB	103
1123	JLP	1236	1160	LDA	130	1215	DZM	146
1124	LDA	2	1161	STA	14	1216	DZM	147
1125	SUB	1	1162	ĻDA	131	1217	JLP	1705
1126	STA	156	1163	STA	12	1220	LDA	134
1127	LDA	0	1164	LDA	156	1221	STA	14
1130	SUB	2	1165	STA	10	1222	LDA	135
1131 -	STA	157	1166	STA	1 30	1223	STA	12
1132	LDA	1	1167	LDA	153	1224	LDA	160
1133	SUB	0	1170	STA	11	1225	STA	10
1134	STA	160	1171	STA	131	1226	STA	134
1135	LDA	5	1172	LDA	432	1227	LDA	155
1136	SUB	4	1173	STA	45	1230	STA	11
113 7	STA	153	1174	RET		1231	STA	135
1140	LDA	3	1175			1232	LDA	434
1141	SUB	5	1176	LDA	433	1233	STA	435
:142	STA	154	1177	STA	435	1234	RET	
1143	LDA	4	1200	LDA	132	1235	LDA	542
1144	SUB	3	1201	STA	14	1236	SRA	421
1145	JHP	155	1202	LDA	133	1237	ISZ	421
1146	LDA	21	1203	STA	12	1240	ISZ	421
1147	SZA		1204	LDA	157	1241	LRA	421
1150	JLP	1452	1 205	STA	10	1242	RET	
1151	JLP	1475	1 206	STA	132	1243	LDA	14
1152	STA	7	1207	LDA	154	1244	ADD	10
1153	LDA	11	1 210	STA	11	1245	STA	17
1154	SUB	7	· 1211	STA	133	1246	LDA	12
1155	STA	13	1212	RET		1247	ADD	11

						298					
1250	STA	15		1305	SZA			1342	LMB	230	
1251	LDA	11		1306	RET			1343	JLP	1361	
1252	SUB	12		1307	ISZ	21		1344	LMB	233	
1253	STA	16		1310	ISZ	264		1345	JLP	1361	
1254	LTR	506		1311	LDA	542		1346	LMB	236	
1255	LDA	511		1312	RET			134 7	JLP	136 1	
1256	FMU	16		1313	ADD	550		1350	LMB	114	
125 7	ADD	16		1314	SAD	516		135 1	JLP	1361	
126 0	SHL			1315	LDA	550		1352	LMB	117	
1261	STA	16		1316	STA	443		1353	JLP	1361	
1262	RET			1317	ISZ	444		1 354	LMB	200	
1263	SPA			1320	RET			135 5	JLP	1361	
1264	NEG			132 1	SRA	273		1356	LDA	550	
:265	SUB	544		1322	ISZ	272		135 7	STA	2 72	
1266	SNA			1323	ISZ	272		1360	LMB	203	
1267	\mathtt{JLP}	1653		1324	LRA	272		136 1	SMB	265	
1270	LDA	414		1325	RET			1362	LRA	273	
1271	SZA			1326	LMB	206		1363	RET		
1272	JLP	1 3 02		1327	JLP	1361		1364	STA	136	
1273	LDA	264		1330	LMB	211		1365	JSR	1321	
1274	SAD	55 7		1331	JLP	1361		1366	\mathtt{LDA}	265	
1275	JLP	1667	•	1332	. LMB	214	•	136 7	STA	122	
1276	SRA	421		1333	$_{\rm JLP}$	1361		1370	JSR	1575	
12 77	ISZ	421		1334	LMB	217		1 371	JLP	214	
.1 300	LRA	421		1335	JLP	1361		1372	LSR	132 1	
1 30 1	RET			1336	LMB	222	-	1373	LDA	265	
1 30 2	DSZ	414	•	1337	JLP	1361		1374	STA	°.	
1 30 3	JLP	1122		1340	LMB	225		1375	CLA		
1304	LDA	21		1341	JLP	1361		1376	J L P	215	

					29 9 .	•			
1377	STA	137	1434	JSR	1321	•	1471	STA	160
1400	JSR	1321	1435	LDA	267		1472	CLA	
1 401	LDA	266	1436	SUB	266		1473	$_{ m JLP}$	463
1402	STA	124	1437	STA	156		1474		
1403	JSR	1575	1440	CLA			1475	ISZ	272
1404	JLP	250	1441	JLP	346		1476	ISZ	272
1405	JSR	1321	1442	STA	142		1477	ISZ	176
1406	. LDA	266	1443	JSR	1321		1500	ISZ	176
1407	STA	1	1444	LDA	265		1501	LRA	176
1410	CLA		1445	SUB	267		1502	LMB	0
1411	JLP	251	1446	STA	132		1503	RET	
1412	STA	140	1447	JSR	15 7 5		1504	SMB	200
1413	JSR	1321	1450	JLP	116		1505	JLP	421
1414	LDA	267	1451	JSR	1321		150 6	SMB	203
1415	STA	126	1452	LDA	265		150 7	JLP	421
1416	JSR	1575	1453	SUB	267		1510	SMB	206
1417	JLP	314	1454	STA	157		1511	JLP	421
1420	JSR	1321	1455	CLA			15 12	SMB	211
1421	LDA	267	145 6	JLP	117		1 513	JLP	421
1422	STA	2 .	1457.	STA	143 [.]		1514	SMB	214
1423	CLA		1460	JSR	1321		1515	$_{\rm JLP}$	421
1424	JLP	315	1461	LDA	266	•	15 16	SMB	217
1425	STA	141	1462	SUB	265	•	15 17	JLP	421
1426	JSR	1321	146 3	STA	134		152 0	SMB	222
1427	LDA	267	1464	JSR	1575		1521	$\mathbf{J} \mathbb{L} \mathbb{P}$	421
1430	SUB	266	1465	JLP	462		1522	SMB	225
1431	STA	130	1466	JSR	1321		1523	JLP	421
1432	JSR	1575	1467	LDA	266		1524	SMB	230
1433	JLP	345	1470	SUB	265		1525	JLP	421

1526	SMB	233	1563	LDA	137	16	520 SUM	I 175
152 7	$\mathtt{J}\mathtt{L}\mathtt{P}$	421	1564	JHP	66	16	521 LTF	8 504
1530	SMB	236	1565	LDA	140	16	522 LDA	505
1 531	JLP	421	1566	JHP	66	16	23 FM	276
1532	SMB	114	1567	LDA	14 1	16	24 NEG	ł
1533	$_{\rm JLP}$	421	1570	JHP	66	16	25 SUM	1 175
1534	SMB	1 17	1571	LDA	142	16	26 LDA	275
1535	LDA	565	1572	JHP	66	16	27 SHI	1
1536	STA	176	1573	LDA	143	16	30 ADI) 175
153 7	LDA	550	1574	JHP	66	16	31 SUN	1 276
1540	STA	.522	157 5	LDA	444	16	32 LTR	506
154 1	JLP	421	1576	SZA		16	33 LDA	507
1542	ISZ	271	157 7	RET		16	34 FMU	276
1543	LDA	271	1600	LDA	272	16	35 RET	1
1544	SUB	544	1601	SAD	516	16	36 SRA	267
15 45	SZA		1602	LDA	550	16	37 JLE	207
1 546	JLP	1552	1603	STA	2 7 4	16	40 SRA	267
547	LDA	443	1604	ŞUB	516	16	41 JLF	243
1550	STA	27 2	1605	ADD	523	16	42 SRA	. 267
15 51	JLP	437	1606	SNA		16	43 JLP	307
1552	SUB	544	160 7	JLP	1313	16	4 4 S RA	267
1553	SZA		1610	ADD	522	. 16	45 JLP	340
1554	JLP	43 7	1611	JLP	1314	16	46 SRA	267
1555	LDA	274	1612			16	47 JLP	111
1556	STA	272	1613	STA	.175 ·	16	50 SRA	267
1557	DZM	271	1614	LTR	564	16	51 JLP	455
1560	JLP	437	1615	LDA	503	16	52 JHP	1703
1561	LDA	136	1616	FMU	275	16)	53 LDA	414
1562	JHP	66	1617	NEG		16	54 SZA	

			30)1			
1655	JLP 1235	1712	LDA	73	1747	DZM	151
1656	DZM 150	1713	SHR		1750	DZM	74
1657	DZM 21	1714	STA	73	1751	DZM	57
1660	DZM 264	1715	DZM	264	1752	LDA	565
1661	LDA 565	1716	DZM	74	1753	STA	176
1662	STA 176	1717	DZM	57	1754	DZM	144
1663	LDA 550	1720	DZM	60	1755	LDA	567
1664	STA 272	1721	LMB	147	1756	STA	272
1665	DZM 271	1722	SMB	61	1757	JHP	124
166 6	JLP 1235	1723	SMB	241	1760	WFS	
166 7	LDA 144	. 1724	SMB	21	. 1761	JSR	47 7
1670	SUB 556	1725	DZM	400	1762	LDA	415
1671	SZA	1726	DZM	401	1763	SBC	17
1672	JLP 1276	1727	DZM	402	1764	JLP 1	760
1673	LDA 34	1730	DZM	405	1765	LDA	415
1674	SZA	1731	DZM	244	1766	MSL	2
1675	JLP 1034	1732	DZM	64	1767	MSR	3
:676	JHP 135	1733	DZM	146	1770	STA	75
1677	LMB 0	1734	DZM	47	1771	AND	565
1700	SMB 167	1735	DZM	24	1772	STA	67
1701	LMB 3	1736	DZM	25	1773	LDA	75
·702	SMB 172	1737	DZM	145 -	1774	MSR	3
1703	JLP 1704	1740	JLP	1653	1775	STA	75
1704	JHP 457	1741	AND	555	1776	JLP	1741
1705	DZM 403	1742	STA	53	1 777 .	RET	
1706	DZM 404	1743	LDĄ	.75			
1707	DZM 276	1744	MSR	3			
1710	DZM 271	1745	STA	50			
1711	DZM 275	1746	JLP	1			

A6.2 HIGH PAGE

.

0	STA	143	33	$_{\rm JLP}$	144	66	STA	262
1	STT	434	34	JHP	1467	_ 67	SZA	
2.	$\mathbf{J}\mathbf{L}\mathbf{P}$	641	35	STA	140	70	JHP	72
3	LDA	3	36	STT	431	71	RET	
4	SPA		37	JLP	413	72	SUB	560
5	NEG		40	LTR	435	73	STA	262
6	MSR	3	41	RET		74	RET	
7	JHP	1454	42	DZM	57	75	LDA	262
10	STA	35	43	JHP	246	76	SAD	543
11	JHP	23	44	DZM	26	77	JHP	101
12	STA	136	45	DZM	74	100	JLP	144
13	STT	427	46	LDA	571	101	LTR	563
14	JLP	232	47	JHP	1444	102	LDA	56
15	SBS	1	50	STA	142	103	FMU	36
16	JHP	325	51	STT	433	104	STA	70
17	JHP	317	52	JLP	443	105	LTR	70
20	STA	137	53			106	LDA	557
21	STT	430	54	ISZ	57	107	DPA	40
2 2	JLP	266	55	JHP	254	110	SNA	
23	LDA	163	56			111	$_{ m JHP}$	32
24	STA	36	57	LTR	435	112	ISZ	42 2
25	LDA	165	60	SRA	270	113	JLP	144
26	STA	37	61	ISZ	270	114	LDA	151
2 7	LDA	166	62	LDA	543	115	SAD	546
30	STA	420	63	LRA	270	116	DZM	423
31	JHP	1023	64	STA	262	117	$_{ m JHP}$	1743
32	DZM	422	65	RET		120	LDA	560

121.	STA	47	156	LDA	2 2	213	SZA	
122	DZM	24	157	SZA		214	JHP	226
123	JHP	42	160	RET		215	LMB	241
124	DZM	444	16:1	JLP	1146	216	SMB	245
125	DZM	445	162	DZM	427	217	LDA	244
126	DZM	406	163	DZM	430	220	STA	250
12 7	DZM	407	164	DZM	431	221	JHP	247
130	DZM	410	165	DZM	432	222		
131	DZM	411	166	DZM	433	22 3		
132.	DZM	412	167	DZM	434	224	DZM	47
133	DZM	413	170	DZM	437	225	JHP	211
134	JHP	162	171	DZM	422	22 6	SUB	546
135	LDA	556	172	LMB	136	22 7	SZA	
136	INC		173	SMB	141	2 30	JHP	237
137	STA	1177	174	DZM	440	2 31	LMB	241
140	JHP	44	175	JLP	1213	232	SMB	251
141	STA	11	176	DZM	2 6 2	233	LDA	244
142	JSR	41 1	177	LDA	77	234	STA	254
143	LDA	57	200	SBS	7	235	JHP	247
144	SZA		201	JHP	224	2 36		
145	JHP	1542	202	LDA	47	237	SUB	546
146	LDA	11	203	SZA		240	SZA	
147	SUM	266	204	JHP	211	241	JLP	465
150	JHP	1673	205	LDA	24	242	LMB	241
151	STA	141	206	SZA		243	SMB	255
152	STT	432	207	$_{ m JHP}$	15	244	LDA	244
153	JLP	363	210	JHP	54	245	STA	260
154			211	LDA	25	246	DZM	25
155	STA	155	212	SUB	546	247	DZM	241

250	DZM	2 42	305	JHP	271	342	LDA	35	
251	DZM	243	306	LMB	255	343	MUL	50	
252	DZM	244	307	SMB	241	344	DMR	3	
253	JLP	465	310	LDA	260	345	DPS	40	
254	LDA	25	311	STA	244	346	LTR	37	
255	SUB	546	312	LDA	460	347	LDA	420	
256	SPA		313	STA	44	350	DPS	40	
257	JHP	277	314	JHP	271	351	SNA		
260	SUB	546	315			352	JHP	47	
261	SPA		316			353	LDA	524	
2 62	JHP	306	317	LDA	241	354	STA	435	
263	LMB	245	320	STA	1177	355	JHP	57	
264	SMB	241	321	LDA	244	356			
265	LDA	250	322	STA	241	357	SUB	574	
26 6	STA	244	323	ISZ	24	360	ADD	544	
267	LDA	560	324	JLP	465	361	SPA		
270	STA	44	325	SBS	2	362	JLP	543	
271	LDA	44	326	JHP	2 7 1	363	SUB	546	
272	STA	117 7	327	. FD¥	243	364	SNA		
2 73	LDA	242	330	STA	1177	365	JLP	543	
274	STA	44	331	JHP	120	366	$_{ m JHP}$	1322	
275	ISZ	24	332	JHP	1333	367	STA	30	
276	JLP	465	333	ISZ	436	370	LDA	1	
277	LMB	251	334	LDA	557	371	JSR	605	
300	SMB	241	335	STA	41	. 372	STA	137	
301	LDA	254	336	LTR	563	373	$_{ m JHP}$	1341	
302	STA	244	33 7	LDA	56	374	STA	30	
303	LDA	560	340	FMU	36	375	LDA	0	
304	STA	44	341	STA	40	376	JSR	605	

. . · ·

377	STA	136	434	LDA	152	4	71 LDA	175
400	JHP	13 36	435	SPA		4	72 STA	20
401	SNA		436	NEG		4	73 LDA	53
402	JHP	404	437	STA	152	4	74 STA	. 275
403	NEG		440	RET		4	75 LDA	. 60
404	SUB	544	441	LDA	146	4	76 STA	. 276
405	SNA		442	SZA		4	77 LDA	. 1
406	JHP	413	443	$_{ m JHP}$	453	5	00 JSR	1613
407	LDA	30	444	LDA	2 6 2	5	01 STA	. 1
410	SUB	560	445	SZA		5	02 LDA	275
411	STA	30	446	JHP	453	5	03 STA	60
412	RET		447	LDA	571	5	04 LDA	175
413	LDA	543	450	STA	377	50	05 STA	53
414	JHP	411	451	DZM	146	50	06 LDA	61
415	LDA	3	452	ISZ	146	50	07 STA	275
416	JSR	1026	453	LDA	52	5	10 LDA	62
417	LDA	4	454	SZA		5	11 STA	276
420	JSR	1026	455	RET		5	12 LDA	2
421	LDA.	5	456	JLP	701	5	13 JSR	1613
422	JSR	1026	457	SRA	26 7	5	14 STA	2
423	SPA	56	460	LDA	20	5.	15 LDA	275
424	LDA	560	461	STA	275	5	16 STA	62
425	LDA	560	462	LDA	43	· 51	17 LDA	475
426	STA	22	463	STA	276	52	20 STA	61
. 427	JLP	56	464	LDA	0	52	21 LDA	63
430	LDA	11	465	JSR	1613	52	22 STA	275
431	SPA		466	STA	0	52	23 LDA	64
432	NEG		467	LDA	275	52	24 STA	276
433	STA	11	470	STA	43	52	25 LDA	3

526	JSR	1613	563	RET			620	JHP	6 22	
52 7	STA	3	564	DZM	275		621	JHP	1752	
530	LDA	275	565	DZM	276		622	LDA	166	
531	STA	64	566	LDA	17		623	XOR	1 64	
532	LDA	175	567	MUL	13		624	SPA		
533	STA	63	570	STT	161		625	JHP	57	
534	LDA	445	571	STA	162		626	LDA	162	
535	STA	275	572	LDA	14		627	COM		
536	LDA	446	573	MUL	16		630	STA	46	
537	STA	276	574	DPS	161		631	LDA	164	
540	LDA	4	575	LDA	14		632	COM		
541	JSR	1613	576	MUL	15		633	STA	45	
542	STA	4	577	STT	165		634	JHP	661	
543	LDA	2 75	600	STA	166		635			
54 4	STA	446	601	LDA	17		636	LDA	17	
545	LDA	175	602	MUL	12		637	MUL	13	
546	STA	445	603	DPS	162		640	STT	161	
547	LDA	7/2	604	ĻDA	15		641	STA	162	
550	STA	275	605	MUL	13		642	LDA	14	
551	LDA	263	606	STT	163		643	MUL	16	
552	STA	2 \$6	607	STA	164		644	DPS	161	
553	LDA	5	610	LDA	12	•	645	DPA	241	
554	JSR	1613	611	MUL	16		646	LDA	14	
555	STA	5	612	DPS	163		647	MUL	15	
556	LDA	275	613	LDA	164		650	STT	165	
557	STA	263	614	SNA			651	STA	166	
560	LDA	175	615	JHP	770		652	LDA	17	
561	STA	72	616	LDA	414		653	MUL	12	
562	LRA	267	617	SZA			654	DPS	165	

655 ·	DPA	243	712	LDA	162	747	' LTR	163
656	DZM	275	713	XOR	164	750	LDA	164
657	DZM	276	714	SPA		751	DMR	1
660	JHP	604	715	JHP	1244	752	STT	36
661	LDA	557	716	LDA	166	753	LTR	165
662	STA	41	717	XOR	164	754	LDA	166
663	JHP	1005	720	SPA		755	DMR	1
664	SPD		721	JHP	1244	756	STT	37
665	JHP	1026	722	JHP	40	757	STA	27 7
666	LDA	5,25	723			760	JHP	1023
667	STA	435	724	LDA	161	761	LDA	162
670	DZM	275	725	JHP	10	762	XOR	161
671	DZM	276	726	LDA	45	763	SNA	
672	LTR	563	727	JHP	1121	764	JHP	7 24
673	LDA	526	730	DZM	437	765	JHP	743
674	JHP	1030	731	LDA	423	766	LDA	46
675	SPD		732	SZA		767	JHP	1125
676	JHP	67 2	73 3	JHP	1736	770	LDA	557
677	LDA	554	734	JHP	1504	771	STA	41
700	STA	435	735	LDA	164	772	LDA	162
701	DZM	275	736	JHP	1033	773	STA	46
702	DZM	276	737	LDA	164	774	LDA	164
703	LDA	527	740	XOR	163	775	STA	45
704	MUL	36	741	SNA		776	LDA	414
705	DMR	3	742	JHP	761	777	SZA	
706	STA	41	743	LTR	161			
707	STT	40	744	LDA	162			
710	JHP	1032	745	DMR	1			
711			746	STT	35			

			•					
1000	JHP	1002	1033	LTR	37	1066	JHP	57
1001	JHP	1752	1034	DPS	40	1067	LDA	437
1002	LDA	166	. 1035	DPA	275	1070	SBS	0
1003	SPA		1036	DMR	1	1071	JHP	57
1004	JHP	57	1037	STA	276	1072	LDA	420
1005	LDA	46	1040	STT	275	1073	LTR	37
1006	SPA		1041	ŞPA		1074	DMR	. 4
1007	JHP	57	1042	JHP	1064	1075	SUB	40
10 10 ⁻	SZA		1043	ISZ	436	1076	SPA	
1011	JHP	726	104 4	LDA	557	1077	$_{ m JHP}$	57
1012	LDA	45	10 45 ·	STA	41	1 100	JHP	333 ·
1013	SZA		1045	LTR	563	1101	ISZ	435
10 1 4	JHP	1121	1047	LDA	56	1102	LDA	435
1015	JHP	737	1050	FMU	36	1103	SBC,	17
1016	LDA	422	1 051 "	LTR	37	1104	JHP	664
1017	SUB	556	1052	LDA	35	1105	SBC	16
1020	SNA		1053	MUL	<u> </u>	1106	JHP	675
1021	JLP	144	1054	DMR	• 3	1107	SPD	
1022	JLP	755	1055	DPS	. 40	1110	JHP	703
1023	LDA	. 435	1056	.LTR	37	1111	DZM	435
1024	SZA		10 57	. LDA	420	1112	JHP	1026
1025	JHP	1101	1 0 60	DPS	40	1113	LDA	423
1026	LTR	563	1061	SNA		1114	SZA	
1027	LDA	73	1062	JHP	57	1115	$_{ m JHP}$	114
1030	FMU	36	1063	JHP	40	1116	JHP	1743
1031	STA	4 <u>0</u>	1064	LDA	435	1117	·	
1032	LDA	420	1065	SZA		1120		
• .								

.308

					309			
1121.	SUB	46	1156	DMR	7	1213	LDA	166
1122	SPA		1157	STT	35	1214	DMR	5
1123	JHP	766	1160	LTR	163	1215	JHP	1153
1124	LDA	45	1161	LDA	164	1216	LDA	162
1125	STA	75	1162	DMR	7	1217	DMR	4
1126	LTR	161	1163	STT	36	1220	STT	35
1127	SBC	5	1164	LTR	165	1221	LTR	163
1130	JHP	1155	1165	LDA	166	1222	LDA	164
1131	SBC	4	1166	DMR	7	122 3	DMR	4
1132	JHP	1170	1167	JHP	1153	1224	STT	36
1133	SBC	3	1170	LDA	162	1225	LTR	165
1134	JHP	1203	1171	DMR	6	1226	LDA	166
1135	SEC	2	1172	STT	35	1227	DMR	4
1136	JHP	1216	1173	LTR	163	1230	JHP	1153
1137	SBC	1	1174	LDA	164	12 31	LDA	162
1140	JHP	1231	1175	DMR	6	1232	DMR	3
1141	LDA	162	1176	STT	36	1233	STT	35
1142	DMR	2	11 77	LTR	165	1234	LTR	163
1143	STT	. 35	1200	LDA	166	1235	LDA	164
1144	LTR	163	1201	DMR	6	1236	DMR	3
1145	LDA	164	120 2	JHP	1153	123 7	STT	36
1146	DMR	2	1203	LDA	162	1240	LTR	16 <u>5</u>
147	STT	36	1204	DMR	5	1241	LDA	166
1150	LTR	165	1 205	STT	35	1242	DMR	3
1151	LDA	166	1 206	LTR	163	1243	JHP	1153
1152	DMR	2	1207	LDA	164	1244	LDA	264
1153	STT	37	1210	DMR	5	1245	SAD	557
1154	JHP	30	· 1211	ŚTT	36	1246	JHP	57
1155	LDA	162	1212	LTR	165	1247	DEC	

	•			•	310						
1250	STA	264	1305	LDA	141	1342	SZA				
1251	JHP	57	1306	JSR	777	1343	JHP	1375			
1252			130 7	LDA	162	1344	LDA	141			
1253	SUM	265	1310	JSR	777	1345	SZA				
1254	JHP	1406	1311	LDA	143	1346	JHP	1370		-	
1255	SUB	546	1312	JSR	777	1347	LDA	142			
1256	SPA		1313	LDA	265	1350	SZA				1
125 7	JHP.	1431	1314	JSR	777	1351	JHP	1363			
1260	SUB	546	1315	LDA	266	1352	LDA	143			
1261	SPA		1316	JSR	777	1353	SZA				
1262	JHP	1424	1317	LDA	147	1 354	JHP	1356			
1263	LMB	245	1320	STA	1177	1355	JHP	1654			
1264	SMB	241	132 1	JHP	1451	1356	STA	30			
1265	LDA	250	1322	LDA	415	1357	LDA	160	·,		
1266	STA	244	13 23	RET		1360	JSR	605			
1267	LDA	242	1324	LDA	33	136 1	STA	143			
1270	JSR	777	325	MSL	3	1362	JHP	1654			
1271	LDA	- 241	1326	STA	34	1363	STA	30			
1272	JSR	777	132 7	. IDY	21	1364	LDA	157			
1273	LDA	244	1330	SZA		1365	JSR	605			
1274	JSR	777	1331	JHP	332	1366	STA	142			
1275	LDA	243	1332 .	JHP	1513	· 136 7	JHP	1352			•
1276	JSR	777	1333	LDA	136	1370	STA	30			
1277	LDA	136	1334	SZA		1371	LDA	156			
.1 300	JSR	777	1335	JHP	374	1372	JSR	605			
1 30 1	LDA	137	1336	LDA	137	1373	STA	141			
1 30 2	JSR	777	1337	SZA		1374	JHP	1347			
1 303	ĹDA	140	1340	JHP	367	1375	STA	30		-	
1 304	JSR	777	1341	LDA	140	1376	LDA	2			
					•						

•

.

• • •

.

-

1 377	JSR	605	1434	ST A	244	1 471	DZM	241
1400	SUV	140	1435	JHP	1267	1472	DZM	242
1400		1344	1436	DZM	74	1473	DZM	243
1402	JUL	1)44	1137	10211	26	1474	DZM	244
1402	TTA	540	1471	TPR	20	1175	DZM	5.4
1405		242	1440		547	1176	שמת שמת	55
1404	STA	757	1441		1177	1177	WDC))
1405	1 T L	121	1446	5TA	1111	1411	TOD	405
1406	LDA	242	144.5	JHP	44	1501	D D U	409
1407	JSR	777	1444	STA	377	1501	DZM	57
1410	LDA	241	1445	WFS		1502	ISZ	57
1411	JSR	777	14 46	JSR	405	1503	JHP	730
1412	LDA	55	14 47	LDA	145	1504	DZM	34
1413	JSR	777	1450	STA	1177	1505	JSR	465
1414	LDA	54	14 51	WFS		150 6	SBC	15
1415	JSR	777	1452	JSR	405	150 7	JSR	1677
1416	LDA	244	1453	$_{ m JHP}$	3	¹ 510	JSR	1013
1417	J SR	777	145 4	SZA		1511	JSR	1120
1420	LDA	243	1455	JHP	1436	15 12	JHP	1324
1421	JSR	777	145 6	LDA	74	1513	LDA	32
1422	LDA	31	145 7	INC		1 514	SBS	0
1423	JHP	1255	146 0	STA	74	15 15	JHP	1523
1424	LMB	255	. 14 61	SUB	543	15 16	SBC	1
1425	SMB	241	1462	SZA		15 17	JHP	1635
1426	LDA	260	1463	JHP	1437	1520	SBS	2
1427	STA	244	1464	LDA	26	1 521	JHP	1640
1430	JHP	1267	1465	STA	1177	1522	JHP	1643
1431	LMB	251	146 6	JHP	1720	1523	SBS	1
1432	SMB	241	146 7	DZM	27	1524	JHP	1645
1433	LDA	254	1470	DZM	26	1525	SBS	2

.•

$_{\rm JHP}$	1647	1563	JHP	1572	1620	SZA	
JSR	1615	1564	LDA	15 2	1621	JHP	1477
JHP	1641	1565	SHL		1622	JHP	1632
LTR	161	1566	SUM	2 65	1623	JSR	405
DPA	241	1567	LDA	11	1624	LDA	415
LDA	166	1570	SHL		1625	SBC	15
LTR	165	1571	SUM	266	1626	JSR	1677
DPA	243	1572	JHP	1713	1627	JSR	1013
LDA	164	1573	LDA	136	1630	JSR	1120
LTR	163	1574	SZA		1631	JHP	1654
DPA	54	1575	JSR	1636	1632	DZM	57
JSR	411	1576	LDA	137	1633	WFS	
ISZ	26	157 7	SZA		1634	JHP	1623
LDA	27	1600	JSR	1640	1635	JSR	1642
SZA		1601	LDA	140	1636	LDA	5
JHP	1553	1602	SZA		1637	JHP	1651
LDA	15 2	1603	JSR	1642	1640	JSR	1636
STA	265	1604	LDA	141	1 641	LDA	3
LDA	11	1605	SZA		1642	JHP	1651
STA	266	1606	JSR	1644	1643	JSR	1646
JHP	1572	1607	LDA	142	1644	JHP	1636
SBS	0	1610	SZA	•	1645	JSR	1644
JHP	1564	1611	JSR	1646	1646	JHP	1650
LDA	152	1612	LDA	143	1647	JSR	1640
MSL	2	1613	SZA		1650	LDA	4
SUM	265	1614	JSR	1650	1651	STA	11
LDA	11	1615	JHP	1616	1652	LDA	162
MSL	2	¹ 616	LDA	27	1653	JHP	1531
SUM	266	1617	SUB	546	1654	LDA	32
	JHP JSR JHP LTR DPA LDA LDA LTR DPA JSR JSR JSR JSR JSR JAP LDA STA JHP LDA STA JHP LDA STA JHP LDA STA JHP	JHP1647JSR1615JHP1641LTR161DPA241LDA163DPA243LDA164LTR163DPA243LDA164LTR163DPA243LDA164JSR411ISZ26LDA152STA265LDA11STA266JHP1564JHP1564LDA172SBS0JHP1564LDA152SBS0JHP265LDA152SUM265LDA11MSL2SUM265LDA11MSL2SUM266	JHP 16471563JSR 16151564JHP 16411565LTR 1611566DPA 2411567LDA 1661570LTR 1651571DPA 2431572LDA 1641573LTR 1631574DPA 541575JSR 4111576ISZ 261577LDA 1521600SZA1601JHP 15531602LDA 1521603STA 2651604LDA 111605STA 2661606JHP 15721607SBS 01610JHP 15641611LDA 1521612MSL 21613SUM 2651614LDA 111615MSL 21616SUM 2661616	JHP16471563JHPJSR16151564LDAJHP16411565SHLLTR1611566SUMDPA2411567LDALDA1661570SHLLTR1651571SUMDPA2431572JHPLDA1641573LDALTR1631574SZADPA541575JSRJSR4111576LDAISZ261577SZALDA271600JSRSZA1601LDAJHP15531602SZALDA111605SZAJHP15721604LDAJHP15721607LDASTA2661606JSRJHP15721607LDASBS01610SZAJHP15641611JSRLDA1521612LDASBS01610SZASUM2651614JSRLDA111615JHPMSL21616LDASUM2661617SUB	JHP 16471563JHP 1572JSR 16151564LDA 152JHP 16411565SHLLTR 1611566SUM 265DPA 2411567LDA 11LDA 1661570SHLLTR 1651571SUM 266DPA 2431572JHP 1713LDA 1641573LDA 136LTR 1631574SZADPA 541575JSR 1636JSR 4111576LDA 137ISZ 261577SZALDA 271600JSR 1640SZA1601LDA 140JHP 15531602SZALDA 1521603JSR 1642STA 2651604LDA 141LDA 111605SZASTA 2661606JSR 1644JHP 15721607LDA 142SBS 01610SZAJHP 15641611JSR 1646LDA 1521612LDA 143MSL 21613SZASUM 2651614JSR 1650LDA 111615JHP 1616MSL 21616LDA 27SUM 2661617SUB 546	JHP 16471563JHP 15721620JSR 16151564LDA 1521621JHP 16411565SHL1622LTR 1611566SUM 2651623DPA 2411567LDA 111624LDA 1661570SHL1625LTR 1651571SUM 2661626DPA 2431572JHP 17131627LDA 1641573LDA 1361630LTR 1631574SZA1631DPA 541575JSR 16361632JSR 4111576LDA 1371633ISZ 261577SZA1634LDA 271600JSR 16401635SZA1601LDA 1401636JHP 15531602SZA1637LDA 1521603JSR 16421640STA 2651604LDA 1411641LDA 111605SZA1642SBS 01610SZA1645JHP 15641611JSR 16461646LDA 1521612LDA 1431647SBS 01611JSR 16461646LDA 1521612LDA 1431647SBS 01611JSR 16461646LDA 1521612LDA 1431647SBS 01611JSR 16461646LDA 1521612LDA 1431647SBS 01614JSR 16501651JHP 15641614JSR 16501651LDA 111615JHP 16161652<	JHP 16471563JHP 15721620SZAJSR 16151564LDA 1521621JHPJHP 16411565SHL1622JHPLTR 1611566SUM 2651623JSRDPA 2411567LDA 111624LDALDA 1661570SHL1625SBCLTR 1651571SUM 2661626JSRDPA 2431572JHP 17131627JSRLDA 1641573LDA 1361630JSRLTR 1631574SZA1631JHPDPA 541575JSR 16361632DZMJSR 4111576LDA 1371633WFSISZ 261577SZA1634JHPLDA 271600JSR 16401635JSRSZA1601LDA 1401636LDAJHP 15531602SZA1637JHPLDA 1521603JSR 16421640JSRSTA 2651604LDA 1411641LDALDA 111605SZA1642JHPSTA 2661606JSR 16441643JSRJHP 15721607LDA 1421644JHPSBS 01610SZA1645JSRJHP 15641611JSR 16461646JHPLDA 1521612LDA 1431647JSRMSL 21613SZA1650LDASUM 2651614JSH 16501651STALDA 11<

1655	SBS	0	1712	JLP	1747	1747	JLP	144
1656	JHP	1664	1713	ISZ	27	1750	JHP	101
1657	SBC	1	1714	LDA	21	1751		
1660	JHP	1675	1 715	SZA		1752	LDA	11
1661	SBS	2	1 716	JHP	1616	1753	MSR	2
1662	JHP	1677	1717	JHP	1573	1754	SZA	
1663	JHP	1675	1720	LDA	533	1 755	JHP	1767
1664	SBS	1	1721	STA	424	1756	ISZ	150
1665	JHP	1701	1722	WFS		1757	LDA	150
1666	SBS	2	1 7 23	DSZ	424	1760	SUB	542
1667	JHP	1701	1724	JHP	1722	. 1761	SPA	
1670	JHP	1677	1725	LDA	572	1762	$_{ m JHP}$	712
1671			1726	STA	377	1763	LDA	561
1672			1727	LDA	523	1764	SZA	
1673	LDA	152	1730	STA	425	1765	JLP	3
1674	JHP	1253	1 731	ISZ	423	1766	JHP	1244
1675	LDA	5	1732	WFS		1767	DZM	150
1676	JHP	141	1733	DSZ	425	1770	JHP	712
167 7	LDA	3	1734	JHP	1732	1771	LDA	414
1700	JHP	141	1735	JLP	3	1772	SZA	
1 701	LDA	4	1736	LDA	573	1773	JHP	1016
1702	JHP	141	1 737	MSL	2	1774	JHP	1403
1703	DZM	20	1740	STA	1177	1775		
1 704	DZM	43	1 741	ISZ	426	1776		
1705	DZM	53	1742	HLT		1 777		
1 706	DZM	445	1743	LDA	436			
1 707	DZM	446	1744	SZA				
1710	DZM	72	1745	JHP	75			
1 711	DZM	263	1746	JSR	442			

	<u>A6.3</u>	LOW P	PAGE(THE	MIDPOINTS	FORMULA)	
000			033	3		066	JSR	1250
001			. 034	4		067	LMB	100
002			035	5		070	SMB	12
003			036	5		071	LMB	15
004			037	7		072	SMB	100
005			040)		07.3	JSR	1062
006			041]		074	JSR	1250
007			042	2		075	LMB	103
010			043	5		076	SMB	12
011			044	•		077	LMB	15
012			045	5		100	SMB	103
013			046	5		101	JSR	1102
014		·	047	,		102	JSR	1250
015			050)		103	LMB	106
016			051			104	SMB	12
017			052)		105	LMB	15
020			. 053			106	SMB	106
021			054			107	JSR	1120
02 2			055			110	$_{\rm JLP}$	227
023			056			111	LDA	104
024			057			112	STA	414
025			060			113	LDA	157
026			061			114	JSR	1263
027			062			115	JLP	1442
0 30			063			116	JLP	1451
031			064			117	STA	104
032			065			120	JSR	1176

JSR	1250	156				213	JLP	1364	
LMB	114	157				214	JLP	1372	
SMB	12	160				215	STA	100	
LMB	15	161				2 16	JSR	1044	
SMB	114	162				217	JSR	1250	
JSR	566	163				220	LMB	100	
JSR	1571	164				221	SMB	12	
JHP	50	165				222	LMB	15	
		166				22 3	SMB	100	
		167				224	JSR	661	
		170				22 5	JSR	1563	
		171				22 6	JHP	12	
		172				22 7	JSR	1160	
		173				2 30	JSR	1250	
		174				2 31	JLP	240	
		175				232	LDA	0	
		176				233	STA	65	
		177				2 34	LDA	167	
		200				235	STA	66	
		201				2 36	JSR	570	
		20 2				23 7	JLP	243	
		203				240	LMB	111	
		204				241	SMB	12	
		205				242	JLP	263	
		206				243	LDA	101	
		207	LDA	100		244	STA	414	
		210	STA	414		245	LDA	1	
		211	LDA	4		246	JSR	1263	
		212	JSR	1263		24 7	JLP	1377	
	JSR LMB SMB JSR JSR JHP	JSR 1250 LMB 114 SMB 12 LMB 15 SMB 114 JSR 566 JSR 1571 JHP 50	JSR 1250 156 LMB 114 157 SMB 12 160 LMB 15 161 SMB 114 162 JSR 566 163 JSR 1571 164 JHP 50 165 166 167 170 171 171 172 173 174 175 176 177 200 201 201 202 203 204 205 205 206 207 210 211 212	JSR 1250 156 LMB 114 157 SMB 12 160 LMB 15 161 SMB 114 162 JSR 566 163 JSR 1571 164 JHP 50 165 166 167 170 171 172 173 174 175 176 177 200 201 201 202 203 204 205 204 205 206 207 LDA 210 STA 211 LDA	JSR 1250 156 LMB 114 157 SMB 12 160 LMB 15 161 SMB 114 162 JSR 566 163 JSR 1571 164 JHP 50 165 166 167 170 171 172 173 174 175 176 177 200 201 202 203 204 205 204 205 206 207 LDA 100 210 STA 414 211 LDA 4 212 JSR 1263	JSR 1250 156 LMB 114 157 SMB 12 160 LMB 15 161 SMB 114 162 JSR 566 163 JSR 1571 164 JHP 50 165 166 167 170 171 172 173 174 175 176 177 200 201 202 203 204 205 206 207 LDA 100 210 STA 414 211 LDA 4 212 JSR 1263	JSR 1250 156 213 LMB 114 157 214 SMB 12 160 215 LMB 15 161 216 SMB 114 162 217 JSR 566 163 220 JSR 1571 164 221 JHP 50 165 222 166 223 167 224 170 225 171 226 171 226 172 227 173 230 231 230 174 231 235 201 235 201 202 237 236 202 237 203 204 235 201 236 202 237 205 202 237 206 242 206 242 205 242 206 243 241 245 241 245 241 245 241 245 241 245 241 245 241 245 245 247 246 242 245 247	JSR 1250 156 213 JLP LMB 114 157 214 JLP SMB 12 160 215 STA LMB 15 161 216 JSR SMB 114 162 217 JSR JSR 566 163 220 LMB JSR 566 165 222 LMB JHP 50 165 222 LMB JHP 50 165 222 LMB 166 223 SNB 167 224 JSR 170 225 JSR 171 226 JHP 172 227 JSR 173 230 JSR 174 231 JLP 175 232 LDA 176 233 STA 176 235 STA 177 234 LDA 100 245 JSR 201 203 204 216 JSR 202 237 JLP 203 240	JSR 1250 156 213 JLP 1364 LMB 114 157 214 JLP 1372 SMB 12 160 215 STA 100 LMB 15 161 216 JSR 1044 SMB 114 162 217 JSR 1250 JSR 566 163 220 LMB 100 JSR 1571 164 221 SMB 12 JHP 50 165 222 LMB 15 166 223 SMB 100 167 224 JSR 661 170 225 JSR 1563 171 226 JHP 12 172 227 JSR 1160 173 230 JSR 1250 174 231 JLP 240 175 232 LDA 0 176 233 STA 65 177 234 LDA 167 200 235 STA 66 201 236 JSR 570 202 237 JLP 243 20
250	JLP	1405	305			3	42	LDA	156
-------------	-----	------	-------------	-----	--------------	-----	----	-----	------
251	STA	101	306			3	43	JSR	1263
252	JSR	1062	307	LDA	102	. 3	44	JLP	1425
253	JSR	1250	310	STA	414	3	45	JLP	1434
254	LMB	103	311	LDA	2	3	46	STA	103
255	SMB	12	312	JSR	1263	3	47	JSR	1160
256	LMB	15	313	JLP	1412	3	50	JSR	1250
2 57	SMB	103	314	JLP	1420	3	51	LMB	111
26 0	JSR	661	315	STA	102	3	52	SMB	12
261	JSR	1563	316	JSR	1102	3	53	LMB	15
262	JHP	20	317	JSR	1250	3	54	SMB	111
263	LMB	15	320	LMB	106	3	55	JSR	566
264	SMB	111	321	SMB	12	3	56	JSR	1567
265	JLP	267	322	LMB	- 15	3	57	JHP	151
26 6	JLP	272	323	SMB	106	3	60	LMB	15
267	JSR	1176	324	JSR	661	3	61	SMB	114
270	JSR	1250	325	JSR	1565	3	62	JLP	364
271	JLP	327	326	JHP	35	3	63	JLP	367
272			32 7	LMB	114	3	64	JSR	1220
273			330	SMB	12	. 3	65	JSR	1250
274			331	JLP	360	3	66	JLP	452
2 75			332	LDA	2	· 3	67		
276			333	STA	65	3	70		
277			334	LDA	171	3	71		
300			335	STA	66	. 3	72		
301			336	JSR	570	3	73		
302			33 7	JLP	340	3	74		
30 3			340	LDA	103	3	75		
304			341	STA	4 1 4	3	76		

377	434				471
400	435				472
401	436				473
402	437				474
403	440			·	475
404	441				476
405	442				477
406	443	DZM	436		500
407	444	LDA	4		501
410	445	STA	65		502
411	446	LDA	173		503
412	447	STA	66		504
413	450	JSR	570		505
414	451	JLP	455		506
415	452	LMB	117		50 <u>7</u>
416	453	SMB	112		510
417	45 4	JLP	636		511
420	455	LDA	105		512
421	456	STA	414		513
422	457	LDA	160		514
423	460	JSR	1263		515
424	461	JLP	1457		516
425	462	JLP	1466		517
426	463	STA	105		520
427	464	$_{\rm JLP}$	625		521
430	465				522
431	466				523
432	46 7				524
433	470				525

526	563		620		
527	564		621		
530	565		622		
531	566		623		
532	567 JHP 5	564	624		
533	570		625	JSR	1220
534	571		626	JSR	1250
535	572		627	LMB	117
536	573		630	SMB	12
537	574		631	LMB	15
540	575		632	SMB	117
541	576		633	JSR	566
542	577		634	JSR	1573
543	600		635	JHP	0
544	601		636	LMB	15
545	602		63 7	SMB	117
546	603		640	JLP	142
547	604		641	LDA	5
550	605		642	STA	65
551	606		643	LDA	174
552	607		644	STA	66
553	610		645	JSR	570
554	611		646	JHP	1113
555	612		647		
556	613		650		
557	614		651		
560	615		652		
561	616		653		
562	617		654		

				•
655			712	747
656			713	750
657			714	751
660			715	752
661			716	753
662			717	754
663			720	755
664	JHP	564	721	756
665			722	757
666			723	760
667			724	761
670			725	762
671			726	763
672			727	764
673			730	765
674		·	731	766
675			7 .32	767
676			733	770
677			734	771
700			735	772
701			736	773
702			737	· 774
703			740	775
704			741	776
705			742	77 7 .
706			743	
707			744	
710			745	
711			746	

1000	1033			1066	LDA	1	
100 1 ·	1034			1067	STA	124	
1002	. 1035		•	1070	STA	10	
1003	1036			1071	LDA	4	
1004	1037			1072	ADD	416	
1005	1040		•	1073	.ST A	11	
1006	1041			1074	STA	125	
1007	1042		•	1075	LDA	430	
1010	1043			1076	STA	435	
1011	1044	LDA	122	107 7	RET		
1012	1045	STA	6	1100			
1013	1045	LDA	123	1101	•		
1014	1047	STA	7	1102	LDA	431	
1015	1050	LDA	0	1103	STA	' 435	
1016	1051	STA	122	1104	LDA	126.	
1017	1052	STA	10	1105	STA	6	
1020	.1053	LDA	3	1106	LDA	127	
1021	1054	ADD	416	1107	STA	7	
1022	1055	STA	11	1110	LDA	2	
1023	1056	STA	123	1111	STA	10	
1024	1057	. LDA	427	1112	SŢA	126	•
1025	1060	STA	435	1113	LDA	5	
1026	1061	RET		1114	ADD	416	
1027	1062	LDA	124	1115	STA	11	
1030	1063	STA	6	1115	ŚTA	127	
1031	1064	LDA	125	1117	RET		
1032	1065	STA	7	1120			

.:

		-	321			
1121	1156			1213		
1122	1157			1214		
1123	1160	LDA	130	1215		
1124	1161	STA	6	1216		
1125	1162	LDA	131	1217		
1126	1163	STA	7	1220	LDA	134
1127	1164	LDA	156	1221	STA	6
1130	1165	STA	10	1222	LDA	135
1131	1166	STA	130	1223	STA	7
1132	1167	LDA	153	1224	LDA	160
1133	1170	STA	11	1225	STA	10
1134	1171	STA	131	1226	STA	134
1135	1172	LDA	432	1227	LDA	155
1136	1173	STA	435	1230	STA	11
113 7	1174	RET		1231	STA	135
1140	1175			1232	LDA	434
1141	1176	LDA	433	1233	STA	435
1142	1177	STA	435	1234	RET	
1143	1200	LDA	132	1235		
1144	1201	STA	6	1236		
1145	1202	LDA	133	123 7		
1146	1203	STA	7	· 1240		
1147	1204	LDA	157	1241		
1150	1 205	STA	10	1242		
1151	1 206	STA	132	1243		
1152	1207	LDA	154	1244		
1153	1210	STA	11	1245		
1154	1211	STA	133	1246		
1155	1212	RET		1247		

			2	322
1250	LDA	6	130 5	1342
1251	ADD	10	1306	1343
1252	STA	17	1307	. 1344
1253	LDÁ	7	1310	1345
1254	ADD	11	131 1	1346
1255	STA	15	1312	1347
1256	LDA	11	1313	1350
125 7	SUB	7	1314	1351
1260	STA	16	1315	1352
1261	RET		1316	1353
1262			1317	1354
1263			1320	1355
1264			1321	1356
1265			1322	135 7
1265			1323	1360
126 ?			1324	1 361
1270			1325	1362
1271			1326	1363
1272	•		1327	1364
1273			1330	1365
1274			1331	1366
1275			1332	1367
1276			1333	1370
12 77			1334	1371
1 300			1335	1372
1 30 1			1336	1373
1 302			1337	1374
1 303			1340	1375
1304			1341	1376

•

.

,

A6.4	CON	TENTS OF	THE DATA	STORE			
Addr.	Data	1		A	ddr.	Data	
0	V _a)				26	CBCT	
1	v _b	V,I sa	mples		27	IC	
2	v	or the tered	values		30	Temp.	storage
3	I _a /	tal fi	lter		31 Du	plicat	e of 25 used
4	Ib	is app	lled		32	11	" 23 fault
5	I _c)				33	MCW	report
6	V _{N-1}				34	MSCW	
7	I_{N-1}^{1}	, 1 ² N-2	compensa	ted	35	N_{R}	After shifting,
10	VN	(>		36	ע }	single-
11	IN IN	J			37	N _L)	numbers.
12	CA	C			40	LSB	$N_{L}-N_{R}$ tan $\varphi+R_{a}$ Dtan φ
13	DCA				41	msb]	
14	VA				42	-	
15	CB				43	$(v_a)_N$	-2
16	DCB				44	Identi	fication bit
17 ·	٧B				45	ıor P, D	Q output (=1)
20	$(v_a)_{l}$	J -1			46	N _R	Duplicate of MSB
21	CUF				47	PSI	
2 2	FI				50	tanφ	
23	KOFI				51	-	
24	PQOC				5 2	VOC	
25	PQSC				53	(v _b)	∛−1
Note:		I: The m	nidpoints	algori	thm		

2: The sample and midpoint formula

.

		100	
54	LSB {D duplicate	106	
55	MSB)	107	I _b DCA BG'
56	$R_{a} tan \varphi$	110	$I_{c/2}/V_{A}$
57	GFC	111	IAN-2 CA
60	$(v_b)_{N-2}$	112	$I_{B} \setminus \int DCA \{ YB^{1} \}$
61	$(v_c)_{N-1}$	113	I _C) VA J
62	$(v_c)_{N-2}$	114	Va) CA
63	$(I_a)_{N-1}$	115	$v_{b} \left\{ \int DCA \right\} RB^{1}$
64	$(I_a)_{N-2}$	116	$v_{c} \int V_{A}$
65	Filtered data common	117	V _a) CA)
66	Unfiltered data graphics	120	$v_{\mathbf{b}} \Big\langle DCA \Big\rangle RY^1$
67	K-1	121	$v_{c} \int \int_{13 th} VA \int$
70	Temp. Storage	1 2 2	V _a)
71	-	123	I _a /
72	$(I_c)_{N-1}$	124	V _b compensated
73	X _{T.}	125	Ib N-1 sample
74	CBCI	126	V _ć
75	Temp. Storage	127	Ic
76	Measured V _{ref}	130	(A ^V
77	-	131	IA
100	$curg^2 / ca \gamma$	132	v_{B} compensated
101	$cuyg^2/dca \ Rg^1$	133	I _B N-1 sample
102	CUBG ² / VA	134	v _c
103	CUYB ² / CA)	135	ı _c /
104	$curb^2/DCA \left\{ yg^1 \right\}$	136	RGF
105	CURY ² / VA J	137	YGF

,

324

.

140	BGF	172	Ia
141	YBF	173	I _b unfiltered
142	RBF	174	I _c)
143	RYF	175	N sample for filter-
144	4 cycles timer	176	SPFD
145	SOFC	177	-
146	CBS	200	^V a)
147	TTC	201	V _b 1st
150	VIZ	2 02	v _c)
151	FCC	2 03	V _a)
152	I _o	2 04	$v_{\mathbf{b}}$ 2nd
153	∫ A ^I	205	v _c)
154	I _B	206	V _a]
155	I_{C} quanti-	207	V _b 3rd
156	V _A	210	v _c)
157	V _B	211	♥a)
160	v _c)	212	$v_{\mathbf{b}} > 4 th$
161	LSB	213	v _c)
162	MSB ∫ [™] R	214	۷ _а)
163	LSB	215	V _b 5th
164	MSB) D	216	v _c)
165		217	Va)
166	MSB \int^{N} L	220	v_{b} 6th
167	V _a)	221	v _c
170	V _b { unfiltered	22 2	V _a)
171	v _c)	223	V _b j 7th
	-		

.

224	V _c 7th
22 5	V _a)
226	V _b 8th
227	vc)
230	V _a)
231	V _b 9th
23 2	v _c)
233	V _a)
234	v_{b} { 10th
235	v _c)
236	♥a)
237	$v_{b} $ 11th
2:40	v _c)
241	LSB P common
242	MSB)
243	
244	MSB
245	
246	MSB) ^{-N-2}
247	
25 0	MSB) N-2
251	
252	MSB ^{)¹N-1}
25 3	LSB
254	MSBJ [™] N−1
255	
256	MSB ^{∫⁺N}

,

257	LSB
260	MSB∫ ^Q N
261	-
262	Common fault counter
263	$(I_c)_{N-2}$
264	ECUF
265	Va) Prefault/ Io rms
266	v_{b} common $/I_{F}$ rms
267	V _c Block / Return
270	Return address for
271	OCC
272	LPFD
273	RA for loading pre-
274	FPPB
275	N-1 sample for filte-
276	N-2 " " "
277	
400	TSB
401	MSB)
40 2	LSB
403	MSB) .
404	LSB
405	$MSB \int C \sum_{N_{\tau} - X_{\tau} D}$
406	
407	MSB J A
410	LSB
411	MSB J B
412	
413	MSB 5 J

414	CCUF	431	BG)
415	CW	432	$YB \langle Z^2 - Z^3 timers \rangle$
416 [,]	$I_{o}(K-1)$	433	RB
41 7		434	YR J
420	Return address	435	Common timer
421	17 17	436	RAB
422	OOSC	437	SIS
423	RC	440	
424	DTC	441	
425	CBCTC	442	
426	LOUTC	443	SPPB
427	\mathbb{R} \mathcal{G} \mathcal{I}	444	CUP
430	YG	445	$(I_b)_{N-1}$
		446	(I ^{b}) ^{N-5}
			•

,

1

A6.5 TABLE OF THE MNEMONICS

The used mnemonics are grouped according to their function and are listed in alphabetical order. In parenthesis the address of the data location, where the corresponding flag stored, is given in octal.

<u>A6.5.1</u> The following flags, initially are set to 3. They are decremented by one, on the condition described, otherwise they are reset.

BGF(140):	Interna	l blue-ground line fault
BRF(142):	11	blue-red " "
RGF(136):	17	red-ground " "
RYF(143):	11	red-yellow " "
YBF(141):	Ft	yellow-blue " "
YGF(137): CFF(262):	" Common	yellow-ground " " loc. for the above 6 counters

- A6.5.2 The next group of flags is functioning as above, but their initial value is equal 2. CUBG(102): Internal red-ground close-up fault CUBR(104): н 11 11 blue-red CURG(100): 11 11 red-ground 11 CURY(105): 11 red-yellow 11 11 11 Ħ 11 CUYB(103): yellow-blue 11 CUYG(101): 11 yellow-ground 11
- A6.5.3 The next words are used to control the operations described.
 - CW(415): The digital word, which controls the the graphics routine.

- IC(27) : Controls the Simpson's integration
 routine.
- MCW(33) : The digital word with the msbit and the lsbit being masked.
- MSCW(34): Same as above, but shifted 3 times to the left.
- <u>A6.5.4</u> The following locations are used as counters. Counting starts on the condition given.
 - CBCI(74): It is incremented, when the current is zero for successive samples. Indicated the CB interruption instant.
 - CBCT(26): Counting starts when a fault has been detected, and stops, when the contacts of the CB have opened, i. e. CB clearence time.
 - CBCTC(425): Indicates the time required by the CB, to close its contacts.
 - DTC(424): The dead time for the autoreclosing scheme.
 - FCC(151): Is incremented for the first cycle, after the switching-on of the CB.
 - OCC(271): One cycle counter
 - OOSC(422): Out-of-step timer
 - PQOC(24) : Counts the number of data transmitted

to the monitoring computer for a P-Q measurement.

- PQSC(25): Three-cycle timer, used to store the P-Q values for 3 consecutive cycles.
- SOFC(145): Is incremented when a switch-on-fault has been detected.
- TTC(147) : Counting begins when the fault has been applied and it stops when the fault has been detected, i. e. detection time counter.
- <u>A6.5.5</u> The following data locations are used to indicate the starting address of a program block, which is going to be addressed indirectly by indexing. The function of each of these locations is given below.
 - FAPB(516): First address of the prefault voltage block.
 - FPPB(274): The starting address of the prefault voltage block, for reading.
 - LAPB(550): Last address of the prefault voltage block.
 - LPFD(272): Pointer to the address of the corresponding prefault voltage block, for reading.

- SPFD(176): Pointer to the address of the corresponding prefault voltage block, for writing.
- SPPB(443): The last address of the prefault voltage block, for reading.
- <u>A6.5.6</u> The next group of flags is set on the condition described.
 - CBS(146) : When the command to open the CB has been sent.
 - CCUF(414): Common close-up flag
 - CUF(21) : If a fault has been classified as close-up.
 - CUP(444) : If more than one phase is involved in a close-up fault.
 - ECUF(264): In a case of an external close-up fault.
 - FI(22) : When an internal fault has been
 detected.
 - GFC(57) : When a ground-fault impedance is executed.
 - KOFI(23) : Indicated which of the six impedance calculations has detected the fault. It is 1 for RG, 2 for YG, 3 for BG, 4 for YB, 5 for BR, 6 for RY.

- LOUTC(426): If a permanent fault is on the line, i. e. CB has locked out.
 - PSI(47) : If the operators request for a P-Q
 measurement report has been
 accomplished.
 - RAB(436): If the resistance calculation for a RY fault has been executed.
 - RC(423) : Indicates the number of times the autoreclose has operated.
 - SIS(437): Is incremented during every sampling interval. If the resulting number is even then the ground fault starting elements are executed, while for an odd number the phase fault starters are run.

A6.6	CONTENTS OF THE CONS	ANT STORE	
Address	Data	Address Data	
503	b ₁	557 – 1	
504	-7	560 1	
505	-6	561 0	
506	a _o	563 – 8	
511	0.703125	564 - 9	
516	1356(octal)=FAPB	565 1502(octal)	
522	1360(octal)	567 1322(octal)	
523	18	570 1/3=0.33398	437
524	Zone 2 timer	571 CR Control	wonda
525	Zone 3 timer	$572 \int CH COntrol$	Sutror words
526	Zone 2 setting	573 16	
527	Zone 3 setting	574 79	
530	Zone 3 time limit		
533	Dead time		
534	R _{ab}		
540	-130		
542	2		
543	3		
544	4		
545	5		
546	8		
550	1324(octal)=LAPB		
554	-2		
555	7		
556	31		

•

Papers presented:

- 1) L. Petrou, E. Horne, B. J. Cory: "Micro-computer applications in protection relaying ". 12th UPEC conference, April 1977.
- 2) L. Petrou, E. Horne, B. J. Cory: "A microprocessor power system protection relay ". MECO'78, Athens.

Micro-computer applications in protection relaying.

L. Petrou, E. Horne, B.J. Cory. Imperial College, London SW7.

1.1 Introduction

The application of digital computing techniques to the task of power system protection has been a topic of research by power utilities, industry and universities for several years. The advent of the relatively inexpensive "mini" computer provided a great impetus to studies in this field, and the majority of schemes which have been proposed or implemented are based on processors of this type.

Work undertaken at Imperial College using a multi-mini computer system (Fig 1) for protection and control of one corner in a mesh type substation has demonstrated that schemes of this nature are subject to inter-related economic and technical constraints which may prove unacceptable for widescale application.

1.2 Disadvantages of mini-computer protection

Inevitably in any type of main protection scheme a duplication or triplication of the relaying equipments involved is necessary if the stringent reliability criteria of the task are to be satisfied. From an economic viewpoint, therefore, a multiminicomputer solution will represent a substantial investment, despite the reductions in cost which have been achieved for these As a result, the tendency, evident in literature pubmachines. lished by research groups, has been to develop the concept of integrated protection methods in which multiple relaying functions are embodied in a single computer. Whilst this integrated approach ensures maximum utilisation of the installed computing power, it also gives rise to several intractable technical difficulties. The major problems are summarized as:-

a) Complex Software

The software required for the integrated protection system may be classified into two distinct groups, (i) the algorithms capable of performing the required protective functions, and (ii) the "operating system" for these routines. As the extent of integration increases, the complexity of the operating system software also increases and its operational reliability deteriorates.

b) Initalisation

The initalisation of protective routines is basically a function of the operating system mentioned above. In this context the correct identification of the appropriate plant protection routine at the onset of a fault condition entails a difficult programming task.

c) Response time

Due to the sequential nature of the digital computer the time consumed by the organisational software during a fault may well result in a degredation of clearance speeds, particularly in cases of incorrect initalisation selection. This factor obviously assumes increasing importance as the transmission system load approaches its maximum.

d) Reliability

A high level of hardware and software reliability is



•

required in the integrated system since any major failure in either area will affect a substantial portion of the protection The provision of high reliability systems would facilities. impose further economic penalties.

From the foregoing it is seen that the major limitations of the mini-computer oriented scheme largely originate as a consequence of the integration of the protection processes.

2.1 The Microcomputer dedicated relay

To overcome the difficulties outlined above, an alternative approach has been adopted which, in common with current electromechanical and static analogue relaying practice, proposes a dedicated parallel unit organisation.

The rapid advance of semiconductor technology has made economically possible the employment of a dedicated digital relay for each task, based upon low cost computing devices which fall within the general term "microprocessor". A single relay will consist of two component sub-systems broadly similar to the mini computer configuration, these being the data acquisition or measurement sub-system, and the protection computation processor. Irrespective Irrespective of the relaying task to be performed, each unit can comprise common hardware but allows for considerable flexibility in use.

2.2 The Measurement sub-system

• • • The function of this sub-unit is primarily one of data This requires that at intervals the a.c. quantities collection. required for the protection algorithm are simultaneously sampled and held at the appropriate transducer outputs and the sampled values are then multiplexed from the sample-holds to an analoguedigital converter, as shown in Fig 2. The resulting digital values are loaded into a first-in-first-out buffer store with breaker/ isolator status information which may be required to await the demand of the protection processor.

second a second

The timing and configuration control of these elements is provided by an 8 bit micropocessor of the MOS type. Although of low speed, the 8 bit devices which are available are more than adequate for the requirements of the unit, and enable a simple stored program controller to be implemented with a minimum number of integrated circuits whilst providing a flexibility of data acquisition which would not be available in a hard wired arrange-It should, however, be noted that in this scheme the primary ment. multi-bit data paths are independent of the control processor and thus no provision is made for data pre-processing.

. . .

2.3 The Protection Processor

The task of the second portion of the relay differs widely from that of the processor application in the measurement unit. For each block of sampled data provided by the measurement unit, the protection processor must solve the particular fault detection algorithms to which it is dedicated. In this respect the protection algorithm is regarded as including any data filtering which may be required, the fault detection routines, and output switching commands.

An emphasis must thus be placed in this unit upon the ability to perform logical and arithmetic operations, and in order to satisfy these requirements several factors must be considered in





the choice of processor. The most important of these are outlined below, and they indicate that the bipolar bit-slice family of micro-processors can provide a satisfactory solution.

a) Word length

For arithmetic operations employing an 8 bit word length consistent with that commonly found in the single chip microcomputer great care must be taken to avoid a serious degredation of accuracy due to rounding and truncation errors. The bit slice devices allow a great freedom of word length in 2 or 4 bit multiples and the processor shown in Fig 3 has a 16 bit structure.

b) Operating speed

Previous work has shown that in order to achieve a complete evaluation of the a.c. system data between consecutive samples (i.e. 2.5 ms), an instruction cycle time of mini computer standard (i.e. $1-2\mu S$) is desirable. Once again this requirement is satisfied by a bipolar design, whereas with existing M.O.S. devices these speeds are not realizable, particularly if multiple byte operations are involved to maintain accuracy, or to provide a usable instruction format.

c) Powerful Software and Architecture

Although the bit-slice devices are more primitive basic components than their single chip counterparts, they do thereby allow the overall processor architecture to be closely matched to its proposed function. The system of Fig 3 bears only a superficial resemblance to a conventional computer architecture providing as it does only limited read-write storage which is separated for address purposes from the main program memory. This structure combined with extensive pipelining in the control paths and a modified form of Direct Memory Access for input data from the measurement sub-system serves to optimise the unit performance.

Finally from a software viewpoint the micro-programmable organisation of the processor allows a highly efficient dedicated macro-language to be developed for the description of fault detection algorithms.

3. Conclusions

It is well known that in order to achieve optimum results from micro-computers they should be used to perform limited and closely defined tasks. Extension to multiple task or general purpose use negates many of the valuable attributes which the devices possess, and a more parallel structure is desirable (i.e. multi-processor) beyond a certain task complexity. This implies that for power system protection use they are ideally employed as dedicated single function first and second main relays, and the major advantages which may be obtained from such an implementation are:-

a) Standardisation

Since the component sub-units of a relay are constructed with standard hardware features, individual relays for specific functions can be assembled by inclusion of appropriate control algorithms. A considerable easing of the difficulties encountered when an equipment manufacturer is confronted with special requirements, which currently require design changes in conventional electromechanical or state relays, is thus achieved. For the relay user, standardisation of many items provides a considerable simplification of testing and maintenance operations, and reduces the burden of personnel training.

b) Flexibility

The micro-computer based relay offers the great adaptability which characterises all stored program digital machines. Alterations to the power system plant configuration or parameters may thus be easily reflected in corresponding relaying modifications avoiding protracted and costly re-wiring or re-setting.

c) Reliability

Although the basic components relibilities within a microcomputer relay are only comparable with those used, for example, in a static analogue relay, the dynamic nature of the device enables many of the well proven error detection and self test routines to be incorporated in the operating programs. Thus the possibility of a coincident system/relay fault is minimised and the overall protective equipment reliability enhanced.

. .

d) Compatibility

As a final consideration it is possible to examine the role of the dedicated digital relay within a hierarchical sub-station control scheme. It is envisaged that the microcomputer front line equipment would be provided with a back-up system incorporated in a mini-computer based integrated protection system. The software limitations of the integrated solution mentioned in Section 1.2 would not be critical in a back up mode, and the sophisticated mini machine would provide a constant monitoring service for the front line relays, in addition to communication with controlling stations. For such an implementation the value of a uniform digital device structure is obvious and the micro-computer relay reduces the problems of equipment compatibility.

Currently, effort at Imperial College is directed towards the construction of a protection relay based on the principles outlined in this paper, and it is hoped that the performance of the equipment will be evaluated for several typical relaying tasks in the near future.

وسيعاده وسيو

References

Micro-processors:

- 1) M. Healey: Minicomputers and Microprocessors. Hodder and Stoughton. 1976.
- 2) B. Francis: Microprocessors; the minicomputer/random logic alternative ? Electronic Engineering. March, 1975.
- 3) Justin Rattner: Bipolar LS1 computing elements usher in new era of digital design. (Electronics Sep 5, 74)
- 4) Uzunoglu Vasil: Analysis and design of digital systems. Gordon and Breach 1975.

Digital Protection:

- 5) B.J. Cory, G. Dromey, B.E. Murray: Digital system for protection. CIGRÈ 1976. Paper 34 08.
- 6) Murray, B.E., Dromey, G.: "Practical design considerations affecting the use of digital computers in substations." (4th IFAC/IFIP Conference on digital Computer Applications to Process Control, Zurich, March 1974, page 292)

I-B 1.2/6

A MICROPROCESSOR POWER SYSTEM PROTECTION RELAY

L. Petrou, E. Horne, B.J. Cory Imperial College London SW7 U.K.

ABSTRACT

First a brief discussion is given outlining the reasons for developing the digital protection scheme described. Next the design of a dedicated digital protection relay is considered, from the hardware and software points of view.

In the last chapter some applications of the relay for different protection schemes are examined.

1. INTRODUCTION

Digital computers are already well established in several areas of power system control. They are widely employed in network control and dispatch centres and in power stations.

An extension of digital techniques in power system protection, is an obvious area of development. Digital protection offers improved accuracy, enhanced reliability, better protection characteristic matching, greater flexibility and modular construction. However it introduces some disadvantages, for example, the need to convert the analogue measurements of the system to digital quantities, interference problems and difficulty in completely testing the system under all possible operating conditions.

The first applications of digital protection, used a minicomputer as the processing device. However the use of minicomputers imposes inter-related economic and technical constraints upon the schemes proposed, most of which are encountered when a scheme of this type was constructed at Imperial College. For reliability a duplication or triplication of the relaying equipment used in a multi-minicomputer scheme is required, which represents a considerable cost. As a compromise of this, "integrated protection" schemes have been proposed, in which multiple protection functions are embodied in a single computer to maximize usage of the installed computer power. It has been found that the integrated scheme suffers from several difficulties, such as complex software, critical initialisation, degredation of clearance speeds and reliability[3]. An alternative approach [2] is to replace the existing elactromechanical or static analogue relays by dedicated digital relays constructed with microprocessors. Back-up protection and monitoring of the dodicated relays are provided by a mini or

microcomputer. Our paper concentrates on the design of a microprocessor based relay.

2. THE MICROCOMPUTER DEDICATED RELAY

In each relay the data acquisition and processing functions are separated. Thus two units comprise a relay, they are: i) the data acquisition interface and ii) the protection processor. This division of the relay components, is dictated by the differing nature of the two functions.

2.1 The data acquisition interface

This unit is concerned with data collection, and has been designed to fulfill the requirements of many different protection schemes. It is a selfcontained unit, controlled by a programmable device. The interface can handle up to 16 analogue channels and 4 digital channels. A block diagram of the unit is shown in "Fig. 1". The analogue signals are the a.c. quantities of the system and the digital inputs determine circuit breaker (CB) and isolator status. The analogue signals are derived from the power system by the configuration shown in "Fig. 2" These signals are filtered by second-order Butterworth anti-aliasing filters with a cutoff frequency dependent on the sampling rate. The analogue signals are sampled simultaneously and held on the corresponding sample-hold devices. They are then multiplexed to an analogue-digital converter (ADC). The A/D conversion takes 6µs and has a resolution of 10 bits. The resulting digital values are stored in an output buffer, together with the CB/isolator status (digital inputs). A data ready flag isgenerated, which indicates to the protection processor that data have been prepared. The timing control of the unit is implemented by counters & FRCMs. Another pair of PROMs defines the configuration control i.e. the number of analogue and digital channels, to be used. The sampling rate is variable within the range of 2-24 samples per fundamenial system cycle, corresponding to a period of 20ms at 50 Hz and 16.7 ms at 60 Hz.

The unit thus has good flexibility and its internal interface controller relieves the main protection processor of the simple, but time consuming, data acquisition control overheads.

2.2 The protection processor

Studies of existing algorithms for protection, indicate that a processor with a speed close to that af a minicomputer is required. In addition accuracy requirements demand the use of a 16-bit machine. It would be also desirable to construct a flexible system which could be tailored to specific applications.

All the above requirements are met by using a bitslice bipolar microprocessor. The processor is constructed using the INTEL 3000 device, block diagram of the microcomputer scheme being given in "Fig. 3". In the following sections some critical design factors are described.

2.2.1 Processor control

The INTEL 3000 is a microprogrammable processor meaning that the control portion of the processor is not hard-wired but is software defined by instructions stored in the micromemory. Microprogrammable control permits a flexible instruction set to be defined for specific applications. Additionally it simplifies hardware design.

The control module consists of the microsequencer which controls the execution of the microinstructions, stored in the micromemory. Pipeline registers are used to permit a parallel fetch/ execution cycle, which improves the microcycle time by 30%.

Each microinstruction controls the CPU, the memories, the I/O ports and defines the address of the next micrcinstruction to be fetched. A microinstruction word of 32 bits satisfies those requirements. Each main program instruction (macroinstruction), is thus executed by a sequence of microinstructions.

A max. of 512 locations can be addressed by the microsequencer but on average each macroinstruction is executed by just five microinstructions.

2.2.2 The CPU

The 16 bits CPU of the processor, comprises an array of 8 2-bit slice elements. It provides one accumulator, eleven internal registers and a macromemory address register (MAR). The accumulator is connected directly to the data bus of the processor. The macromemory is addressed by a separate bus which is defined by the MAR. Some of the internal registers have been designated as program counter, loop counter, subroutine return address register, as well as for other special operations such as multiplication and multiple shifts.

2.2.3 Data buses

The macromemory address bus has been discussed above. The data bus is bidirectional, through which the CPU communicates with the memories and I/O ports. Some other buses, for example the masking (bit testing) bus and flag input bus which improve the system timing are used only at the microinstruction level.

2.2.4 Main memory (macromemory)

Although the CPU can address a maximum of 64 K of memory, this is greatly in excess of the requirements for dedicated protection purposes. From existing algorithms, is found that a 2 K memory is adequate. By employing a 6-bit operation code, we can address the whole memory directly which saves time and leads to a simpler design. The relay application program must be stored in a nonvolatile memory, for which EFROMs have been used. These devices offer high storage density, low cost, low power consumption and they are erasable. A pipeline architecture is employed in the macromemory to provide speed improvements.

2.2.5 Data and constant store

Typically less than 200 locations are required for the storage of data and constants. As the data storage is limited, a complete separation of tha program and data memories produces reduction of program counter manipulations. Addresses for the data memory are supplied via the subaddress bus of "Fig. 3", from the 10 lsbits of the macroinstructions. 1024 locations of storage or I/O ports can thus be directly addressed. The data memory consists of banks of RAMs, each 128-word deep and of PROMS each 32-word deep.

2.2.6 Input - output (I/O) ports

The input port provides an interface between the processor data store and the output buffer of the data acquisition unit.

The data output module is dedicated to communication with a supervisory, back-up/monitoring computer. I/O communications are controlled by flags.

For CB control an additional output port is provided with three states, namely: i) trip/relay healthy. ii) no trip/relay healthy and iii) no trip/relay failed. The trip signal is used to control CBs, whilst the relay status signal is decoded by backup equipment.

O

2.2.7 Processor timing

In the design presented a complete microcycle takes 200 ns. The clock circuit has been specifically designed to have a stable and predictable start-up performance following initial switch-on or a transient disturbance of the relay power supply.

3. INSTRUCTION SET

Since the processor is microprogrammable the instruction set is not fixed, but can be defined by the user to satisfy a specific application. A basic set of typical minicomputer assembler level instructions has been used. Additionally, several instructions required by the protection algorithms have been included. The instruction set can be divided into 4 groups i.e. control, memory reference, operate and jump/skip instructions. Each instruction consists of 2 fields, a 6-bit operation-code and a 10 bit address/constant field. Therefore a maximum of 64 instructions can be defined. The average instruction execution time is approximately 0.8-1 µs, which indicates that the main objective i.e. to construct a microprocessor with speed similar to a minicomputer has been satisfied. This performance was only achievable by employing a bipolar microprogrammable processor with an extensive pipeline configuration.

As multiplication is one of the main features that must be included in the processor, a microprogrammed implementation rather than a hardware one has been chosen. This approach reduced both cost and power requirements. Typically the multiplication routine handles two signed 16-bit numbers and produces a 32-bit product in 17 µs.

4. DEVELOPMENT AIDS

To facilitate development of protection processor software, an assembler for the processor language and an EFROM programmer control package have been written. These aids are resident in a host minicomputer (NOVA 3). Another PROM programmer has been built, for programming the bipolar PROMs used in the micromemory and in the constant stors.

For the initial testing and development of the microinstructions a bipolar PROM simulator was employed. Development time can be reduced if application routines are first tested using a MOS PROM simulator. For this purpose another PROM simulator has been built which can accommodate up to 512 16-bit words.

Finally extensive programs have been written in the monitoring computer, to enable the relay performance to be assessed. Additionally a monitoring program, which types fault reports has been written.

. 5. APPLICATIONS

The great advantage of a digital relay is that common hardware can be used for different protection purposes, simply by changing EPROMs, which contain the protection algorithms. In the following sections, a brief discussion of some protection schemes is given.

5.1 Generator negative sequence protection

The protection of expensive generating plant is an important area of relay application. Specifically, prolonged asymmetrical loading of a generator can produce considerable heating within the machine, through negative sequence current generation in the rotor. A digital negative sequence protection relay has been developed using the microprocessor equipment described. The relay algorithm employs symmetrical component techniques to determine the magnitude of the negative sequence components present in the generator load currents. Vector rotation required by symmetrical component analysis is readily available if the a.c. quantities are sampled at 12 times per power system cycle.

A further portion of the algorithm then evaluates a tripping characteristic from the expression:

$$I_2^2 t = K$$

where I2 - negative sequence current magnitude

- t = time to trip
- K = constant dependent upon the heating characteristics of a particular machina type.

Laboratory tests have shown that the digital implementation fully satisfies the requirements of the protection function. In several areas, particularly those of alarm facilities and reduced frequency sensitivity in the digital negative sequence filter, the microprocessor relay represents an improvement on existing static analogue equipments.

5.2 Distance relay

A distance protection algorithm, is now being implemented. It uses the McInnes and Mcrrison concept of a transmission line composed of R and L only[4]. A simple algorithm can be written which solves the equation Ri + $L^{di}/_{dt} = V$, using first differences[5].

The computed R and L are compared with the nominal values and a decision is taken according to the conditions: i) no fault, ii) external fault and iii) internal fault. For this algorithm the primary system quantities are sampled eight times per cycle. Between each sampling point i.e. 2.5ms, the relay executes 6 impedance calculations, i.e. three to detect phase-phase faults, and three more for phase-earth faults.

Tests have been carried out for a phase-phase fault which indicate a detection time of about 3/4 cycle "Fig.4". For close-up faults a directional element is needed to discriminate between line faults and faults benind the relay. A voltage memory principle is easy to apply, as the prefault voltages are available. The same relay structure has been used for overcurrent, earth faults, transformer and generator unit protection.

5. CONCLUSIONS

An hierarchical digital protection scheme can be implemented, with an improved reliability and reasonable cost, by using front line relays of the type described. The system offers good flexibility and compatability in a complete digital protection scheme. From the manufacturers point of view standardisation of relay hardware is an attractive feature.

Further, differing protective functions, can be easily implemented with characteristics to accommodate changes in the power system. The fault report produced by the monitoring computer, is also a very useful addition in the system operation.

REFERENCES

- 1. Protective relays application guide by G.E.C.
- B.J. Cory, G. Dromey, B.E. Murray: Digital system for protection. CIGRE 1976, Paper 34-08.
- L. Petrou, E. Horne, B.J.Cory: Microcomputer, applications in protection relaying. UPEC meeting 1977.

- A.D. McInnes, I.F. Morrison: Real time calculation of resistance and reactance for transmission line protection by digital computer. IEA (Australia) March 1971.
- W.D. Breingan, M.M. Chen, T.F. Gallen: The laboratory investigation of a digital system for the protection of transmission lines. IEEE PES meeting 1977.
- Justin Rattner: Bipolar LSI computing elements usher in new era of digital design. Electronics Sept. 5, 1974.





calculated by the processor