

University of Pennsylvania ScholarlyCommons

Publicly Accessible Penn Dissertations

1-1-2013

# High Performance Optical Transmitter Ffr Next Generation Supercomputing and Data Communication

Xiaotie Wu University of Pennsylvania, xiaotiewu@gmail.com

Follow this and additional works at: http://repository.upenn.edu/edissertations Part of the <u>Communication Commons</u>, and the <u>Electrical and Electronics Commons</u>

### **Recommended** Citation

Wu, Xiaotie, "High Performance Optical Transmitter Ffr Next Generation Supercomputing and Data Communication" (2013). Publicly Accessible Penn Dissertations. 820. http://repository.upenn.edu/edissertations/820

This paper is posted at ScholarlyCommons. http://repository.upenn.edu/edissertations/820 For more information, please contact libraryrepository@pobox.upenn.edu.

## High Performance Optical Transmitter Ffr Next Generation Supercomputing and Data Communication

### Abstract

High speed optical interconnects consuming low power at affordable prices are always a major area of research focus. For the backbone network infrastructure, the need for more bandwidth driven by streaming video and other data intensive applications such as cloud computing has been steadily pushing the link speed to the 40Gb/s and 100Gb/s domain. However, high power consumption, low link density and high cost seriously prevent traditional optical transceiver from being the next generation of optical link technology. For short reach communications, such as interconnects in supercomputers, the issues related to the existing electrical links become a major bottleneck for the next generation of High Performance Computing (HPC). Both applications are seeking for an innovative solution of optical links to tackle those current issues.

In order to target the next generation of supercomputers and data communication, we propose to develop a high performance optical transmitter by utilizing CISCO Systems<sup>®</sup>'s proprietary CMOS photonic technology. The research seeks to achieve the following outcomes:

1. Reduction of power consumption due to optical interconnects to less than 5*pJ/bit* without the need for Ring Resonators or DWDM and less than 300*fJ/bit* for short distance data bus applications.

2. Enable the increase in performance (computing speed) from Peta-Flop to Exa-Flops without the proportional increase in cost or power consumption that would be prohibitive to next generation system architectures by means of increasing the maximum data transmission rate over a single fiber.

3. Explore advanced modulation schemes such as PAM-16 (Pulse-Amplitude-Modulation with 16 levels) to increase the spectrum efficiency while keeping the same or less power figure.

This research will focus on the improvement of both the electrical IC and optical IC for the optical transmitter. An accurate circuit model of the optical device is created to speed up the performance optimization and enable co-simulation of electrical driver. Circuit architectures are chosen to minimize the power consumption without sacrificing the speed and noise immunity.

As a result, a silicon photonic based optical transmitter employing 1V supply, featuring 20*Gb/s* data rate is fabricated. The system consists of an electrical driver in 40*nm* CMOS and an optical MZI modulator with an RF length of less than 0.5*mm* in 0.13*&mu m* SOI CMOS. Two modulation schemes are successfully demonstrated: On-Off Keying (OOK) and Pulse-Amplitude-Modulation-N (PAM-N N=4, 16). Both versions demonstrate signal integrity, interface density, and scalability that fit into the next generation data communication and exa-scale computing. Modulation power at 20*Gb/s* data rate for OOK and PAM-16 of 4*pJ/bit* are achieved for the first time of an MZI type optical modulator, respectively.

### Degree Type

Dissertation

**Degree Name** Doctor of Philosophy (PhD) **Graduate Group** Electrical & Systems Engineering

**First Advisor** Jan Van der Spiegel

**Subject Categories** Communication | Electrical and Electronics

### HIGH PERFORMANCE OPTICAL TRANSMITTER FOR NEXT GENERATION SUPERCOMPUTING AND DATA COMMUNICATION

Xiaotie Wu

### A DISSERTATION

in

### Electrical and Systems Engineering

### Presented to the Faculties of the University of Pennsylvania

in

Partial Fulfillment of the Requirements for the

### Degree of Doctor of Philosophy

2013

Supervisor of Dissertation

Jan Van der Spiegel, Professor, Electrical and Systems Engineering

Graduate Group Chairperson

Saswati Sarkar, Professor, Electrical and Systems Engineering

**Dissertation Committee** 

Nader Engheta, H. Nedwill Ramsey Professor, UPENN

Kenneth R. Laker, Professor, UPENN

Dale Nelson, Adjunct Professor, UPENN

Kal Shastri, Distinguished Engineer, CISCO Systems

### HIGH PERFORMANCE OPTICAL TRANSMITTER FOR NEXT GENERATION SUPERCOMPUTING AND DATA COMMUNICATION

© COPYRIGHT

2013

Xiaotie Wu

This work is licensed under the

Creative Commons Attribution

NonCommercial-ShareAlike 3.0

License

To view a copy of this license, visit

http://creativecommons.org/licenses/by-nc-sa/3.0/

Dedication to my wife and parents.

### ACKNOWLEDGEMENT

Although this work bears my name as the only author, it would not have been possible without the support and help of many people to whom I would like to express my greatest gratitude.

First, I would like to thank my advisor, Professor Jan Van der Spiegel, who offered me this fantastic opportunity to do research in his group and patiently guided me through my entire Ph.D. study. From him, I not only learned how to write a good paper and give an impressive presentation, but also learned how to become a competent researcher. I would also like to thank my committee members, Professor Kenneth R. Laker, Professor Nader Engheta and Professor Dale Nelson, for the intriguing class they taught and knowledgeable answers to my research questions.

I am indebted to the companies, Lightwire and CISCO Systems, who sponsored this research program both financially and technically for the past two years. In 2012 Lightwire was acquired by CISCO, who continued to support this work by granting me access to their latest silicon photonic technology, providing me the EDA tools, chip fabrication and lab equipments.

I would like to give my very special thanks to Kal Shastri, founder and CTO of Lightwire, for bringing me onto the team at Lightwire and introducing me to the exciting field of silicon photonics and showing me so many amazing technological applications.

I am also grateful to the management team, Kaushik Patel, Bipin Dama, and Sanjay Sunder at CISCO, for the trust in assigning me with projects, patient mentoring, and encouragements despite results. I don't believe I will ever be able to find another work environment with such an amazing group of individuals who are so capable, creative, and supportive of my personal development on so many different levels - professionally and intellectually.

It was also my honor and pleasure to work with the SERDES team at CISCO: Bill, Bahar,

Craig, Dale, Gregg, Joe, Mark, Peter, Pratix, Rajesh, Som, Terry, Will and Yifan. From them, I've been able to gain a new and deeper understanding in silicon photonics as well as in IC designs. Without them working day and night, in supporting of my designs, I might have pushed out the tape-out date for decades.

I would also like to especially thank the Post Doc Milin Zhang and former Ph.D. student Chengjie Zuo at UPENN, for their kindly help in the design, simulation and characterization of the wire-grid polarization senor and low power MEMS oscillator.

Last but not least, I would like to thank my wife and parents, for their constant support, patience and encouragement throughout this journey.

### ABSTRACT

### HIGH PERFORMANCE OPTICAL TRANSMITTER FOR NEXT GENERATION SUPERCOMPUTING AND DATA COMMUNICATION

#### Xiaotie Wu

#### Jan Van der Spiegel

High speed optical interconnects consuming low power at affordable prices are always a major area of research focus. For the backbone network infrastructure, the need for more bandwidth driven by streaming video and other data intensive applications such as cloud computing has been steadily pushing the link speed to the 40Gb/s and 100Gb/s domain. However, high power consumption, low link density and high cost seriously prevent traditional optical transceiver from being the next generation of optical link technology. For short reach communications, such as interconnects in supercomputers, the issues related to the existing electrical links become a major bottleneck for the next generation of High Performance Computing (HPC). Both applications are seeking for an innovative solution of optical links to tackle those current issues.

In order to target the next generation of supercomputers and data communication, we propose to develop a high performance optical transmitter by utilizing CISCO<sup>®</sup>'s proprietary CMOS photonic technology. The research seeks to achieve the following outcomes:

- 1. Reduction of power consumption due to optical interconnects to less than 5pJ/bit without the need for Ring Resonators or DWDM and less than 300fJ/bit for short distance data bus applications.
- Enable the increase in performance (computing speed) from Peta-Flop to Exa-Flops without the proportional increase in cost or power consumption that would be prohibitive to next generation system architectures by means of increasing the maximum

data transmission rate over a single fiber.

 Explore advanced modulation schemes such as PAM-16 (Pulse-Amplitude-Modulation with 16 levels) to increase the spectrum efficiency while keeping the same or less power figure.

This research will focus on the improvement of both the electrical IC and optical IC for the optical transmitter. An accurate circuit model of the optical device is created to speed up the performance optimization and enable co-simulation of electrical driver. Circuit architectures are chosen to minimize the power consumption without sacrificing the speed and noise immunity.

As a result, a silicon photonic based optical transmitter employing 1V supply, featuring 20Gb/s data rate is fabricated. The system consists of an electrical driver in 40nm CMOS and an optical MZI modulator with an RF length of less than 0.5mm in  $0.13\mu m$  SOI CMOS. Two modulation schemes are successfully demonstrated: On-Off Keying (OOK) and Pulse-Amplitude-Modulation-N (PAM-N N=4, 16). Both versions demonstrate signal integrity, interface density, and scalability that fit into the next generation data communication and exa-scale computing. Modulation power at 20Gb/s data rate for OOK and PAM-16 of 4pJ/bit and 0.25pJ/bit are achieved for the first time of an MZI type optical modulator, respectively.

### TABLE OF CONTENTS

ACKNO	WLED	GEMENT
ABSTR	ACT	
LIST OF	= TABLI	ESx
LIST OF	= ILLUS	STRATIONS
CHAPT	ER 1 :	Introduction
CHAPT	ER 2 :	High Speed Interconnect Overview
2.1	Interco	onnect at a Glance
	2.1.1	Wireless Interconnect
	2.1.2	Electrical Wireline Interconnect
	2.1.3	Optical Interconnect
2.2	Optica	I Communication Overview
	2.2.1	System Architecture
	2.2.2	Modulation Format and Spectral Efficiency 21
2.3	Light F	Fundamental
	2.3.1	Light Property 23
	2.3.2	Material's Physical Effects
2.4	Optica	I Modulator Classification
	2.4.1	Direct Modulation
	2.4.2	Electroabsorption Modulator 34
	2.4.3	Phase Modulator
	2.4.4	Mach-Zehnder Interferometer(MZI) Modulator
	2.4.5	Resonant Modulator

2.5	5 Optica	Optical Modulator Characteristics		
2.6	Silicor	n Photonics Based Optical Modulator	43	
	2.6.1	Electrical Structure of Silicon Photonic Modulator	44	
	2.6.2	Optical Structure of Silicon Photonic Modulator	47	
2.7	' Summ	nary	49	
CHAP	TER 3 :	SISCAP MZM Model	51	
3.1	SISC	AP MZM Overview	52	
	3.1.1	Structure Detail	52	
	3.1.2	SISCAP MZM Operation Principle	55	
	3.1.3	Driver and Driving Scheme	57	
	3.1.4	Performance	59	
3.2	2 SISC	AP Characteristics	60	
	3.2.1	Physical Effects in SISCAP	60	
	3.2.2	Carrier Concentration	62	
	3.2.3	Electrical Parameter	65	
	3.2.4	Simulation of SISCAP	70	
3.3	B Circui	t Model of Optical IC	73	
	3.3.1	Model Hierarchy	76	
	3.3.2	Model of MZI	78	
	3.3.3	Model of SISCAP	81	
	3.3.4	Model of Bond Wire	85	
	3.3.5	Model of Routing Parasitic	86	
	3.3.6	Simulation and Experiment Result	86	
3.4	Summ	nary	89	
CHAP	TER 4 :	Optical Transmitter Performance Optimization	90	
4.1	Syste	m Architecture	90	
4.2	2 Optica	al Modulator Performance Optimization	92	

	4.2.1	Bandwidth Enhancement	93
	4.2.2	Power Reduction	99
	4.2.3	Polarization	109
	4.2.4	Integrated Polarization Detection Imager	109
4.3	Electr	ical Driver Performance Optimization	122
	4.3.1	System Level	122
	4.3.2	VCO and Tunable MEMS Based Oscillator	127
	4.3.3	Clock and Data Recovery	138
4.4	Measu	urement Result	144
	4.4.1	Test Setup	145
	4.4.2	Characterization Result	148
4.5	Summ		152
СПУВІ		Conclusion and Euture Works	154
	EN J.		154
5.1	Summ		154
5.2	Future	e Work	156
BIBLIO	GRAPH	ΗΥ	157

### LIST OF TABLES

TABLE 2.1 :	Inerstion Loss (IL) comparison of different channels.		
TABLE 2.2 :	Recent development of PDM systems.		
TABLE 2.3 :	Comparison of different link technologies with silicon photonic mod-		
	ulator	49	
TABLE 3.1 :	Silicon photonic modulator tuning method tradeoffs	65	
TABLE 4.1 :	Encoding table for different PAM-16 implementations	104	
TABLE 4.2 :	Comparison of focal plane polarization image sensor	121	
TABLE 4.3 :	Measured power consumption at different power supply	136	
TABLE 4.4 :	Comparison of performances in literature	137	
TABLE 4.5 :	Performance summary of the two optical transmitters	152	

### LIST OF ILLUSTRATIONS

FIGURE 1.1	Global IP traffic forcast.(Source: Cisco VNI, 2012)	1
FIGURE 2.1	Moore's Law of IC (data is compiled from various data sheets and	
	web sources): (A)CPU Total Transistor Count. (B)CPU Frequency.	
	(C)GPU Total Transistor Count. (D)FPGA Total Transistor Count.	12
FIGURE 2.2	E IEEE802.3 100 $Gb/s$ backplane insertion loss (Data is from IEEE	
	website)	13
FIGURE 2.3	Causes of copper channel loss: (A) Skin effect. (B) Surface rough-	
	ness. (C) Dielectric loss	14
FIGURE 2.4	System diagram of a DWDM optical link.	19
FIGURE 2.5	Constellation diagrams of different modulation formats in optical	
	communications.	21
FIGURE 2.6	Simulation result of photon shot noise. $P_I$ is the number of interac-	
	tion photons with the photo detector. (A)Distribution when number	
	of photons that interact with detector is small. (B)Distribution when	
	number of photons that interact with detector is large. (C)Distribution	
	with different number of photons that interact with detector	27
FIGURE 2.7	Optical Modulator Classification.	32
FIGURE 2.8	(A)VCSEL cross section. (B)VCSEL output power v.s. bias volt-	
	age. (C)VCSEL driving diagram.	33
FIGURE 2.9	Mach-Zehnder interferometer (MZI) modulator working diagram.	35
FIGURE 2.10	:Fabry-Perot modulator (A)Modulator diagram (B)Maximum output	
	condition (C)Transmittance curve	37
FIGURE 2.11	:(A) Ring resonator modulator diagram. (B)Electric field simulation	
	of ring modulator.	38
FIGURE 2.12	:Definition of OMA	38

FIGURE 2.13 :Extinction ratio and power efficiency comparison.	40
FIGURE 2.14 : Diagram of light pulse and different types of chirp	42
FIGURE 2.15 :(A)Cross section of P-i-N silicon modulator. (B)Cross section of	
PN junction silicon modulator. (C)Cross section of MOS capacitor	
silicon modulator. (D)Cross section of SISCAP silicon modulator.	45
FIGURE 2.16 : $V_{\pi} \cdot L$ comparison chart of different modulator technologies (data	
is compiled from various research publications).	46
FIGURE 2.17 : (A)MZM based on SISCAP (Courtesy of CISCO Systems). (B)Ring	
resonator based on forward biased lateral P-i-N diode.	47
FIGURE 3.1 : (A)Diagram of SISCAP based MZM. (B)Cross section of SISCAP	
structure (Courtesy of CISCO).	53
FIGURE 3.2 : SISCAP high frequency capacitance versus applied voltage	54
FIGURE 3.3 : Output optical power transfer curve in SISCAP MZM	56
FIGURE 3.4 : (A)Differential driving of SISCAP MZM. (B)Common-poly driving	
of SISCAP MZM. (C)Asymmetric poly driving of SISCAP MZM.	58
FIGURE 3.5 : SISCAP electrical structure.	62
FIGURE 3.6 : SISCAP band diagram at different bias conditions (not drawn to	
scale). (A) $Va = V_{FB}$ . (B) $Va > V_{FB}$ . (C) $Va < V_{FB}$	63
FIGURE 3.7 : SISCAP capacitance. (A)At low frequency. (B)At high frequency.	66
FIGURE 3.8 : SISCAP capacitance break down. (A)In accumulation region. (B)In	
depletion region.	67
FIGURE 3.9 : Simulated SISCAP C-V curve with different gate oxide thickness.	68
FIGURE 3.10 :Simulated SISCAP C-V curve at different doping levels	69
FIGURE 3.11 :FDTD electrical domain simulation results in SISCAP. (A)Electric	
field (V/cm). (B)Hole concentration ( $cm^{-1}$ ).(C)Electron concentra-	
tion ( $cm^{-1}$ ).	72

FIGURE 3.12 :FDTD simulation result of the optical mode (electric field) in SIS-			
	CAP and MOSCAP. (A)SISCAP with $\lambda = 1310nm$ . (B)SISCAP		
	with $\lambda = 1550 nm$ . (C)MOSCAP with $\lambda = 1310 nm$	74	
FIGURE 3.13	B:FDTD simulation result of the phase shift in SISCAP.	75	
FIGURE 3.14	Top level circuit model diagram of the SISCAP based MZI	76	
FIGURE 3.15	5: Model hierarchy created in this research.	77	
FIGURE 3.16	3 :Optical transfer function in the MZI structure.	78	
FIGURE 3.17	':Electrical model of SISCAP created in this research	82	
FIGURE 3.18	B:Measured SISCAP capacitance vs voltage and the comparison		
	with curve fitting result.	82	
FIGURE 3.19	Heasurement result and curve fitting comparison. (A)SISCAP at-		
	tenuation vs voltage. (B)SISCAP phase shift vs voltage	84	
FIGURE 3.20	) : Transmitter connection diagram.	85	
FIGURE 3.21	:Wire bond model	86	
FIGURE 3.22	2:Simulation result of the bond wire model. (A)Self inductance and		
	mutual inductance. (B) Skin depth and resistance for 800 $\mu m$ long		
	bond wire. (C) Mutual capacitance for different bond wire distance		
	'D'	87	
FIGURE 3.23	3 :Simulated eye diagram (on the top) and measured optical eye dia-		
	gram (on the bottom) at different data rate. (A)10 $Gb/s$ . (B)28 $Gb/s$ .		
		88	
FIGURE 4.1	: System architecture of the proposed optical transmitter	90	
FIGURE 4.2	: Measured SISCAP MZI characters versus MZI length for different		
	doping levels, center overlap lengths, and contact to center spac-		
	ings. (A)ER change with MZI arm length. (B)OMA change with		
	MZI arm length. (C)Average optical output power change with MZI		
	arm length.	95	

FIGURE 4.3 :	FIGURE 4.3 : Simulated optical eye diagram at $40Gb/s$ with $480\mu m$ SISCAP RF				
	section.				
FIGURE 4.4 :	1-tap FFE implementation in SISCAP MZM.	97			
FIGURE 4.5 :	$\Delta\phi$ change in the MZM. (A)Without traveling wave matching. (B)With				
	traveling wave matching.	97			
FIGURE 4.6 :	Measured OOK modulation eye diagram from the test chip. (A) $32Gb/$	s'			
	PRBS7 electrical input. (B) $32Gb/s$ PRBS7 optical output. (C) $40Gb/s$	3			
	PRBS31 electrical input. (D)40 $Gb/s$ PRBS31 optical output	98			
FIGURE 4.7 :	Simplified MZI driver diagram for power consumption analysis.	100			
FIGURE 4.8 :	Different PAM schemes. (A)PAM-2(OOK). (B)PAM-4. (C)PAM-16.	102			
FIGURE 4.9 :	Implementation methods of PAM-16 with segmented SISCAP MZM:				
	PAM-2 or OOK (top), binary code weighted PAM-16 (middle) and				
	thermometer code weighted PAM-16 (bottom).	103			
FIGURE 4.10	:(A)Binary/thermometer code weighted PAM-N (N=8 in this plot).				
	(B)Enhanced binary code weighted PAM-N (N=8 in this plot). $\ . \ .$	105			
FIGURE 4.11	:MZM structure implementing the enhanced binary code weighted				
	PAM-16 scheme.	105			
FIGURE 4.12	:PAM-N (N=4 in this plot) level position optimization. (A)Before op-				
	timization: the 4 levels are unequally spaced. (B)Using 3 SISCAP				
	segments with random lengths to generate 8 levels. (C)After op-				
	timization: 4 levels with equal space are pick from (B) to get the				
	final PAM-4	106			
FIGURE 4.13	:Output intensity distribution in PAM-N. (A)With equally spaced out-				
	put levels. (B)With optimum output level spacing	107			
FIGURE 4.14	:Simulated PAM-16 optical eye diagram with PRBS31 pattern. (A)Dat	a			
	rate is $40Gb/s$ with symbol rate = $10GBaud/s$ . (B)Data rate is				
	112Gb/s with symbol rate = $28GBaud/s$ .	108			
FIGURE 4.15	:Metal wire grid for polarization filter.	111			

FIGURE 4.16 :FDTD simulation model (right) and electrical field (left) of meta	.I
wire grid polarization filter.	. 112

- FIGURE 4.17 :Simulation results of the extinction ratio for a single layer wire-grid made of the first metal layer (M1), while (A) wire-grid period  $\Lambda$  is increasing from 100nm to 180nm with a fixed wire-grid duty cycle of 50%; (B) the duty cycle of the wire-grid is increasing from 40% to 80% with a fixed  $\Lambda = 200nm$ . The extinction ratio is evaluated for different incident wavelength varying from 450nm to 650nm. 113
- FIGURE 4.18 : A comparison of the extinction ratio performance while different metal layer is selected for a single layer wire-grid implementation. 114
- FIGURE 4.19 :Simulation result of metal wire grid polarizer at communication wave length: ER (top), transmission efficiency  $T_{\perp}$  (middle) and reflection efficiency  $R_{\perp}$  (bottom).
- FIGURE 4.20 :(A) Circuit diagram of the overall system. The 32 × 32 active pixel sensor (APS) array is divided into 2 × 2 blocks. Within each block, three wire-grid polarizer filters are implemented on top of the photodiode region. The architecture of the pixel and current conveyor is illustrated on the right. (B)Microphotography of the the polarization image sensor. (C)Layout of the 45° wire grid with an effective period of about 250nm.
- FIGURE 4.21 :(A)Metal stack of the 65nm CMOS process. (B)Wire grid cross
  - section. (C)Pixel mosaic structure.

FIGURE 4.25 : Top level circuit diagram of the transmitter.	123
FIGURE 4.26 :DLL based Frequency doubler.	125
FIGURE 4.27 : Simulation of $40$ nm process inverter chain at 1.0V supply. (A) Testbe	nch.
(B)Waveform for SS process, -40°C	126
FIGURE 4.28 :(A) SEM photo of the AIN CMR and the MBVD circuit model of the	
resonator, (B) Measured AIN CMR admittance curve	130
FIGURE 4.29 :Schematic of the tunable Pierce oscillator working in sub-threshold	
region.	131
FIGURE 4.30 :(A) Simulated transient waveform of the oscillator. (B) Simulated	
frequency tuning range.	133
FIGURE 4.31 : Photo of the oscillator system (Left: Electrical IC, Right: MEMS	
resonator).	134
FIGURE 4.32 : Characterization result with 3 different resonators: $204MHz$ (Top),	
517 MHz (Middle) and $850 MHz$ (Bottom). (A) Measured output fre-	
quency. (B)Measured frequency variation.	135
FIGURE 4.33 : Measured phase noise of the 204MHz oscillator.	137
FIGURE 4.34 : Master-slave CDR top level diagram.	138
FIGURE 4.35 : Half rate bang-bang CDR timing diagram.	139
FIGURE 4.36 : Phase detector design: using CML logic (top) and using CMOS	
logic (bottom).	140
FIGURE 4.37 : Dynamic D flip-flop built with transmission gate inverter	141
FIGURE 4.38 : Circuit diagram of the phase interpolator.	142
FIGURE 4.39 : Phase interpolator's output with different input waveform. Bold red	
curve is input $IP$ . Bold green curve is input $QP$ . Thin blue curve	
is the output signal after interpolation.	143
FIGURE 4.40 :Clock buffer and duty cycle correction.	143
FIGURE 4.41 :(A)Simulated phase step. (B)DNL of phase step.	144

FIGURE 4.42 :Chip photograph of the $40Gb/s$ serial (OOK) optical transmitter:	
electrical driver IC (top) in $40nm$ CMOS and optical modulator IC	
in 0.13 $\mu m$ SOI CMOS (bottom).	145
FIGURE 4.43 : Measurement setup of the optical transmitter for both 40G/s serial	
and PAM-16 operation.	146
FIGURE 4.44 : A close look of the setup in the DUT region.	147
FIGURE 4.45 : Measured OOK modulation eye diagram showing $20Gb/s$ with large	
duty-cycle distortion.	148
FIGURE 4.46 : Measured PAM-4 modulation eye diagram . (A) Without average in	
the scope settings. (B)With average in the scope settings	149
FIGURE 4.47 : Measured PAM-16 modulation eye diagram. (A)DC level sweep.	
(B)Running at $40Gb/s$ with bit errors due to eye closure	150
FIGURE 4.48 :ER measurement result of the PAM-16 transmitter.	151

### CHAPTER 1 : Introduction

Wireline interconnects, as a medium of conveying information, exist in every scale of people's daily lives. On the macro level, the inter-continental IP network has greatly influenced the way of how people communicate, work and entertain. On the micro level, the nanometer wide metal wire inside a modern integrated circuits is an essential element responsible for transmitting and receiving signals among transistors.



Figure 1.1: Global IP traffic forcast.(Source: Cisco VNI, 2012)

Despite of the economy contracting since 2008, the network traffic as shown in Figure 1.1, driven by streaming video and other data intensive applications such as cloud computing has been steadily increasing and is expected to reach 110.3 exa-bytes per month or nearly 1.3 zetta-byte ( $1.3 \times 10^{21}$  Bytes) per year by the end of 2016 [1], which is equivalent to a compound annual growth rate of 29%. The demand mostly comes from consumer traffic which will, in 2016, account for more than 90% of all internet traffic because of the widely use of mobile devices such as smart phone and tablet computers.

Thirst for bandwidth also exists in the supercomputers and data centers driven by customers from financial services, technical companies and military. One major barrier to take supercomputing to the next level are limitations on data transmission rates between CPUs and memory, and the connections that switch between CPU nodes for parallel processing. Supercomputer's tremendous speed is achieved through "parallel processing" which allows thousands of CPUs to work in concert through a series of switches. The current design of supercomputers requires significant cabling to tie together inter-node links using materials that are inefficient, resulting in high energy requirements and high costs for the operation. Statistics shows that almost  $15\% \sim 23\%$  of energy is consumed by the interconnects [2]. Existing supercomputer such as Roadrunner [3] has a significant appetite for power, consuming roughly three megawatts of power, or about the power required by a large suburban shopping center. The power needs for a Japanese supercomputer developed by Fujitsu Labs is in the neighborhood of 13 megawatts [4], which would likely require its own power station.

Similarly, seeking for higher speed is the ultimate goal for the semiconductor industry because of the increasingly demand on computational power. Benefit from the semiconductor processing scaling down, the total transistor count as well as the overall chip performance of today's computer processors follows pretty well Moore's law. However, this trend does not apply to the maximum clock frequency a processor can operate mainly because of the on-chip interconnect delays introduced by the parasitic R and C. It is more likely that the chip speed will be limited by the wire delay instead of the transistor's transit frequency  $f_T$  which is generally higher for finer process nodes. This speed gap is one of the major issues for further improving the performance of processors.

Traditionally, the medium for long distance data communication is dominated by optical fiber because of its high speed, low loss, and excellent signal integrity. However, high power consumption, low link density and high cost seriously prevent traditional optical transceiver from being the next generation of optical link technology for novel applications.

For short reach applications, although copper is the most cost-effective choice for interconnect, the issues related to the existing electrical links such as high power, low bandwidth and cross talk become major bottlenecks for the next generation of High Performance Computing (HPC).

As the communication bandwidth requirement increases at its current exponential rate, copper and traditional optoelectronics interconnects currently provide these connections are hitting a wall in terms of power consumption, signal integrity and cost limitations at high speeds. Both applications are seeking for an innovative solution of link technology to tackle those current issues.

Compared to other emerging or novel interconnect technologies such wireless, nanowire, Single-Walled Carbon Nanotube (SWCNT) and superconductor, optical is still the best candidate with a foreseeable future to meet both the performance and commercialization standard. There is already a tendency of replacing copper wires with optical links in all system levels even for the IC's on-chip interconnection [5].

Among all building blocks, finding better method for controlling light is the key element to build the optical link which has drawn extensive research attention for the past 60 years since the invention of the laser [6]. In order to address the current issues related to the optical and electrical links and target the next generation of supercomputers and data communication, we propose to develop a high performance optical transmitter by utilizing CISCO<sup>®</sup>'s proprietary CMOS photonic technology. The research would seek to achieve the following outcomes:

- 1. Reduction of power consumption due to optical interconnects to less than 5pJ/bit without the need for ring resonator modulators and less than 300fJ/bit for short distance data bus applications.
- 2. Enable the increase in performance (computing speed) from Peta-Flop to Exa-Flops without the proportional increase in cost or power consumption that would be pro-

hibitive to next generation system architectures by means of increasing the maximum data transmission rate over a single fiber. The goal is to achieve 40Gb/s transmission data rate using single fiber and single wavelength without using Dense Wavelength Division Multiplexing (DWDM).

 Explore the advanced modulation scheme such as PAM-16 to increase the spectrum efficiency while keeping the same or less power figure.

However, realizing these targets is not trivial. It requires significant research and development efforts with heavily investment on equipment, software and human resource. A group of people at Lightwire (currently CISCO) have been actively involved in this development process for more than 10 years. This research, as a part of this large project, will focus on the improvement of both electrical IC and optical IC for the optical transmitter based on their existing work. An accurate circuit model of the optical device is created to speed up the performance optimization and enable co-simulation of electrical driver. Circuit architectures and sub blocks are chosen to minimized the power consumption without sacrificing the speed and noise immunity.

Major challenges of this research are:

- 1. How to precisely model the behaviors of the electrical IC and optical IC to optimize their performance.
- 2. How to push the speed limit of current CMOS technology higher to the 40Gb/s range.
- 3. How to keep the power figure low with the presence of various leakage sources and routing parasitics.
- 4. How to deal with non-ideal factors such as supply noise and signal interference.

None of them are trivial for circuits running above 10GHz. Efforts have been made to resolve these issues and will be discussed in detail in the corresponding chapters.

As a result, a silicon photonic based optical transmitter employing 1V supply, featuring 20Gb/s data rate is fabricated. The system consists of an electrical driver in 40nm CMOS and an optical MZI (Mach-Zehnder Interferometer) modulator with an RF length of less than 0.5mm in  $0.13\mu m$  SOI CMOS. Two modulation schemes are successfully demonstrated: OOK (On-Off Keying) and Pulse-Amplitude-Modulation-N (PAM-N N=4, 16). Both versions demonstrate signal integrity, interface density, and scalability that fit into the next generation data communication and exa-scale computing. Modulation power at 20Gb/s data rate for OOK and PAM-16 of 4pJ/bit and 0.25pJ/bit are achieved for the first time of an MZI type optical modulator, respectively.

The contribution of this thesis is summarized as follows:

- Enhance the existing model of the optical device from Lightwire by adding more accurate parasitic R, L, C information such as bond wire's mutual inductance, skin effect, and S-parameter model of the routing. Besides the parasitic components, the model also incorporates the voltage and temperature dependency. Geometry dependent information is also added which means the final model is almost fully parameterized. Thus, the user can simply set the size, doping, voltage, and etc to get the device's performance simulated.
- 2. MZI(Mach-Zehnder Interferometer) models for advanced modulation scheme have been created including 5 different versions: 40*Gb*/*s* serial, PAM-16 binary weighted, PAM-16 thermometer weighted, PAM-16 enhanced binary weighted, and PAM-16 enhanced thermometer weighted. Other designers can use these models to optimize the MZI length and determine the best scheme to be implemented.
- Electrical circuits supporting the operation of the MZI have been developed which are: 1) Phase picking CDR(clock and data recovery); 2) Resistive termination with adjustable range and automatic calibration circuit to compensate for PVT variation;
  Various sense and control blocks such as laser driver, voltage sensor and temper-

ature sensor which are migrated from different process based on existing Lightwire's designs.

- Matlab model of CDR is created and simulated to evaluating the jitter tolerance performance. The jitter budget analysis is then carried out to help selecting the structure of the CDR.
- 5. A MEMS(Micro-Electro-Mechanical Systems) based tunable oscillator is designed to explore the possibility of further reducing the power consumption.
- 6. Explore the possibility of using the on-chip metal wire grid to detect the polarization status of light. An image sensor integrated with focal plane  $2 \times 2$  wire-grid polarizer filter mosaic targeted at visible spectrum is designed.

The thesis comprises 5 chapters. Chapter 2 starts with an general overview of the high speed interconnects. The advantages and issues with existing technologies are briefly compared. The remaining sections will focus on the optical interconnect, covering the both the system level structure and key building blocks. The fundamental properties of light and its interactions with materials such as electro-absorptive effect, electro-optical effect and free carrier effect, are described first. The classification and key parameters to characterize the optical modulator is then discussed in detail. Finally, the optical modulator based on silicon photonic technology is introduced. Various modulator structures, such as ring resonator, PN junction based MZI, PIN based MZI , and SISCAP based MZI are presented in detail. Finally, the chapter will conclude with the performance comparison of different modulator architectures.

Chapter 3 first introduces basic the structure and key parameters of the SISCAP structure. A simplified analytical model is then created and discussed. More accurate numerical simulation is performed and result is given. Based on the model and lab characterization, a circuit model is constructed which enable the co-simulation of SISCAP with the electrical driver. Chapter 4 is devoted to the performance optimization of the SISCAP based MZI transmitter. The research focuses on the improvement both the electrical IC and optical IC. The techniques to reduce the power as well as increase the operating speed are discussed in detail from the system level down to each building blocks. Simulation result and measurement data are then presented and discussed.

An overall summary of this dissertation is provided in Chapter 5. Suggestions for future research directions are given in the end.

### CHAPTER 2 : High Speed Interconnect Overview

This chapter first introduces the background of different interconnect technologies with more emphasis on the optical links. Among all the building blocks in an optical communication link, the transmitter especially the optical modulator serves a more important role. The rest of this chapter concentrates on the optical transmitter technology, starting by introducing the fundamental properties of light. Then, the interaction of materials with light will be described in detail which serves as the basis of most of the optical modulators. Next, a classification of optical modulators will be given followed by the major parameters to characterize the performance of the modulator. Last but not least, the silicon based optical modulators will be presented. The key parameters of different modulators are summarized in the end of this chapter.

#### 2.1. Interconnect at a Glance

Communication, coming from the Latin word "communis" which means to share, is the activity of exchanging information, messages, or thoughts and exists in every aspects of our society [7]. Interconnect, as the medium of communication, enables the convey of information by various means such as sound, visuals, or optics/electric signals etc. The developments of interconnect technologies make possible the communication from billions of miles between the the earth and the satellite "Voyager1" [8] down to tens of nanometers between two transistors in the latest generation of computer processor [9].

Theoretically, any detectable changes can be used to carry information. Thus, interconnection can be realized in various approaches. It could be the mechanical vibration of air stimulated by human's speech where the combinations of pitches and intensity represent different meanings. It could be the beacon out of a lighthouse where colors, intensity and on/off interval provide important information, such as weather conditions, reef locations and status of an airport. It could be the electrical signals going either wirelessly in the air or through a copper cable. It could be a Fedex truck loaded with thousands of hard drives full of data travelling at 60mph on the highway which may have more bandwidth than most of our home networks. It could also be the quantum status of an atom travelling faster than light in the teleportation [10] predicted by Albert Einstein's theory of special relativity [11].

Among all the realizations of interconnects, three of them are most widely adopted by modern information systems for different applications:

- 1. Wireless signals via the air
- 2. Electrical signals carried by metal wire
- 3. Optical signals through fiber

The choice of which technique to implement is determined by the systems' unique characteristics which lead to trade-offs among speed, distance, power, cost and deployment difficulty, just to name a few.

#### 2.1.1. Wireless Interconnect

Wireless interconnect is undoubtedly the first choice for applications where mobility is important such as in the cell phone market, or when it is impossible to establish a wired connection such as in communications between the earth and satellite. Beside the convenience that user device can move easily within the signal range, wireless also has the advantages of easy and inexpensive to deploy since there is no need for cabling infrastructures and devices. In addition, it can easily support hundreds of users simultaneously through either broadcasting or multiplexing.

However, wireless has its own disadvantages such as relatively lower bandwidth, limited working ranges affected by environment condition, and less security. Due to attenuation and interference, the wireless link can not support very high data rate. Even the latest 802.11ac WiFi standard [12] can only reach 867Mb/s within tens of meter using a single antenna. Going to higher carrier frequencies such as 60GHz can provide more bandwidth but the distance is significantly reduced due to attenuation. With the evolution of mobile

network from GSM to 3G or 4G LTE, the global mobile phone sales reached 472 million units in the fourth quarter of 2012 [13], 44% of which are smart phones with data network feature. In order to support the explosive network traffic, the backbone system in the base station has to use electrical routers/switches and optical links running at multiple *Gb/s*. Attenuation is a serious problem in extending the wireless link's range. Apart from the intensity decrease due to inverse-square law geometric spreading, the energy of electromagnetic wave can be absorbed or scattered by the molecules in the atmosphere. The wireless signals are also vulnerable to a wide variety of interference, as well as complex propagation effects which degrades the signal to noise ratio (SNR) and finally reduce the link distance. Increasing the transmit power, adding repeaters or using a directional antenna can partially address this issue at the expense of decreased power efficiency and increased system cost. Wireless networks is also prone to breaches due to the physical channel's open nature. Utilizing the encryption technologies can only alleviate this issue but doesn't guarantee 100% level of security.

#### 2.1.2. Electrical Wireline Interconnect

Compared to wireless and all the other forms of communication mediums, metal wire is still the most widely adopted medium for a broad range of applications because it has the advantages of simple interface, wide selections of link distance, flexible data rate, low power and inexpensive to fabricate. Since most of today's information and data are processed electrically by electrical integrated circuit (IC), metal wire carrying electrical signals eliminating the need of doing signal converting at systems' boundaries which makes the interface between different functional blocks very simple. While considering the distance of a wired link, it can be tens of nanometers in a semiconductor chip or several kilometers in the metropolitan networks. Besides, almost all the circuit board level connections, rack to rack links and local area networks (LAN) are implemented with copper wires. As for link capacity, a single channel of metal wire provides flexible choices from several hundred bit/s to tens of *Gb/s* depending on distance. The link capacity can also be easily expanded by

running multiple channels in parallel. Copper wire also consumes less energy than wireless since most of its signal power is confined within the wire and sent only to the receivers with known distance and data rate. As regards the cost, since both the material is easy to acquire and the manufacturing process is mature, metal wires can be fabricated in large volume at very low price. Electrical wiring can also carry power and provide ground which are essential to any electronic circuits.

Albeit having those advantages, metal wires still suffer from several drawbacks which prevent them from meeting the future needs of interconnect. These channel impairments include but are not limited to:

- 1. Limited bandwidth and large delay caused by parasitic RC
- Frequency dependent attenuation (insertion loss) which results in inter-symbol interference(ISI) and finally leads to deterministic jitter (TX and RX)
- Crosstalk caused by coupling between traces and in connector which includes near end crosstalk (NEXT) and far end crosstalk (FEXT)
- 4. Reflection(return loss) caused by impedance discontinuities
- 5. Thermal noise which degrades the SNR

First, the metal wire demonstrates parasitic R and C which limit the maximum achievable signal frequency and increase the signal latency especially in the IC industry. Fueled by process scaling during the past 50 years, the number of transistors in a processor and its overall computational power double every two years which is known as Moore's Law. Although the scaling predicted by Moore's Law will eventually hit a wall when the thickness of transistor's gate oxide reaches 0.5*nm* (about 2 times of silicon atom's diameter) as indicated by ITRS 2006 Front End Process Update [14], a quick check among different computer companies shows the total transistor count in modern CPU, GPU, and FPGA still follows the law pretty closely so far (Figure 2.1 (A), (C) and (D)).

As Moore's Law applies to the total transistor count, it is not the case for the maximum clock frequency although the transistor performance, such as intrinsic frequency ( $f_T$ ), improves as gate length, dielectric thickness, and junction depth are scaled. From Figure 2.1 (B), it is clear to see that the maximum CPU frequency deviates from Moore's Law after 2000. The key reason of this deviation is that the metal wires in modern integrated circuits, usually made of copper or aluminum, don't benefit from the scaling since the parasitic R and C, intrinsic to those wires, increase as the minimum feature size decreases. Parasitic RC from interconnect contributes most of the delays not only limiting the local switching frequency but also increase the global signal latency. Simulations indicates that for 65nm process, the signal delay of 0.1mm copper trace is about  $200p_s$ , about two orders of magnitude higher than the propagation delay of the electromagnetic waves associated with  $S_iO_2$ .



Figure 2.1: Moore's Law of IC (data is compiled from various data sheets and web sources): (A)CPU Total Transistor Count. (B)CPU Frequency. (C)GPU Total Transistor Count. (D)FPGA Total Transistor Count.

Thus, the RC delay is worse in finer technology with thinner and narrower wires which is a serious issue for higher operating frequency and affects the overall chip performance. While the resistivity can be reduced by replacing aluminum with copper, tremendous research efforts have focused primarily on how to minimize the parasitic capacitance. One method is to use low dielectric constant (low-k) material such as fluorine-doped silicon dioxide [15] or carbon-doped silicon dioxide [16] which lowers the dielectric constant of  $S_iO_2$  from 3.9 to 3.0. Researchers also try to partially remove the  $S_iO_2$  between metals which creates voids or pores filled with air with a dielectric constant of nearly 1. Employing this method, the effective dielectric constant as low as 2.0 has been reported [17]. Moreover, the power consumption is higher with larger parasitic. As IC process scales down, the energy consumed by the interconnect eventually exceeds that is needed to switch a transistor on and off. Simulation result shows, for 40nm process, the energies to make a '0' to '1' transition in a transistor and a 1mm wire are 0.15fJ and 3.5fJ, respectively.

The second issue of metal wire is it has a frequency dependent loss.



Figure 2.2: IEEE802.3 100*Gb*/*s* backplane insertion loss (Data is from IEEE website).

Figure 2.2 plots the insertion loss versus signal frequency of a typical IEEE802.3 100Gb/s backplane with different substrate materials and trace lengths [18]. The insertion losses at 10GHz and 20GHz are summarized in Table 2.1 which shows, at 20-40Gb/s, the electrical

	· · ·	/ 1	
Channel Type	Length(inch)	IL at $10GHz(dB)$	IL at $20GHz(dB)$
Nelco4000-6	42.8"	-39.9	-79.3
Megtron-6	42.8"	-22.6	-43.3
Nelco4000-6	29.8 <sup>"</sup>	-28.1	-57.2
Megtron-6	29.8"	-16.2	-32.2

Table 2.1: Inerstion Loss (IL) comparison of different channels.

backplane may have huge insertion loss which could exceed 80dB at half of the signal data rate. In effect, this frequency dependent loss tends to attenuate signal with high frequency pattern such as 01010101 more than the low frequency pattern such as 111000111 and leads to ISI or Data-Dependent Jitter which limits the range of communication.

There are 3 major causes of insertion loss in the copper channel:

- 1. Skin effect ( $IL(dB) \propto \sqrt{Frequency}$ )
- 2. Surface roughness ( $IL(dB) \propto Frequency$ )
- 3. Dielectric loss ( $IL(dB) \propto Frequency$ )

as denoted in Figure 2.3.



Figure 2.3: Causes of copper channel loss: (A) Skin effect. (B) Surface roughness. (C) Dielectric loss

Skin effect confines the high frequency AC current to flow only in a thin layer on the metal surface which increases the effective resistance of the channel. The surface roughness exaggerates the skin effect by increasing the total signal path's length. The molecules of the dielectric material usually have more or less the dipole moments due to asymmetric distributions of positive and negative charges of various atoms. Energy consumed by

rotating these dipoles dominates the loss at higher frequency since it is proportional to the signal frequency.

To address the loss issue, equalization technique, at both the transmitter and the receiver side, has been employed intensively which tries to compensate the signal distortion of the communication channel by making the overall frequency response as flat as possible. Nevertheless, these techniques are still facing a lot of challenges such as high power consumption, increased chip area, cost and complexity, susceptible to process, voltage, and temperature (PVT) variations in an analog equalizer, and stringent timing requirements in a digital equalizer etc.

Another approach to tackle the loss issue is to reduce the symbol rate by implementing a multi-level modulation scheme such as PAM-4(Pulse-amplitude modulation with 4 levels) [19] where the symbol rate is only one half of the data rate. While PAM-N (N is the number of levels) achieves a symbol rate reduction of  $log_2N$  from the data rate, it has the drawbacks of requiring an  $log_2N$ -bit DAC (digital-to-analog converter) and an  $log_2N$ -bit AD-C (analog-to-digital converter) on both sides of the interconnect as well as reduced SNR performance. The symbol rate can also be kept low by running multiple wires in parallel. However, it is difficult to align the parallel data to clock at high frequency due to mismatch. Furthermore, when integrating so many transceiver into a small area, the heat generated by these circuitry could be prohibitively high for the system to function properly.

While the use of parallel wires for data and address could mitigate the loss problem and increases the link capacity to a certain extent, the crosstalk arises from the parasitic capacitance between wires which is another severe issue of metal interconnect. Crosstalk not only increases the chance of data error but also consumes more power while charging and discharging the parasitic capacitance. To maintain the signal integrity, differential signaling or shielded wire are widely used while both of them will reduce the link density and incur higher costs.
#### 2.1.3. Optical Interconnect

When an electrical channel is reaching its fundamental limits such as bandwidth and distance, optical links, on the other hand, are far from those limits. Optical fiber communication has several major advantages over conventional electrical links.

- 1. Very long link distance and extreme high data rate
- 2. Thinner, lighter and low cost
- 3. No crosstalk issue

An optical link can be treated as a wireless channel with carrier frequency many thousands of times higher than those of microwave electrical carriers (about 194THz for  $1.55\mu m$ wavelength) which provides ample bandwidth for data. With the help of wavelength-division multiplexing (WDM), the optical equivalent of frequency-division multiplexing, one optical fiber can transmit multiple carriers simultaneously. In addition, advanced modulation schemes such as pulse amplitude modulation (PAM), quadrature phase-shift keying (QP-SK), and polarization-division multiplexing further increase the link capacity. Link speed of 112Tb/s over a 76.8km 7-core fiber has been achieved with 160 107Gb/s channels per fiber [20]. As transmission technology advances, higher bandwidths are possible over the same optical fibre links without having to replace the cables. Thanks to the extremely low loss fiber and low noise optical amplifier, the optical signal can be transmitted over 12,000km at 495Gb/s [21]. The optical fiber core, usually made of  $S_iO_2$  or glass with a diameter of  $125\mu m$ , is cheaper and lighter than copper. More importantly, optical fibre is immune to electro-magnetic interference due to the dielectric nature of the fiber materials, and so is ideal for environments where there is high voltage equipment nearby.

Even though an optical link provides unsurpassable link speed and distance over electrical link, its disadvantages should also be mentioned:

1. Price - Although the raw material for fabricating optical fibres is abundant and cheap,

optical links, when considering the transmitter, receiver, repeater, and etc., are still more expensive than copper. The commercial product are also bulky and power hungry in order to meet the stringent specifications of the telecom market.

- 2. Fragility Optical fibre can't be bent too much otherwise it will break.
- Sensitive to chemicals S<sub>i</sub>O<sub>2</sub> property can be affected by various chemicals such as hydrogen gas in underwater environment.
- Opaqueness Most fibers become hard and opaque when exposed to Nuclear radiation.
- 5. Hard to maintain Optical fibres cannot be connected together as a easily as copper wire.

For these reasons, optical links are mostly found in long haul applications where capacity and distance were big concerns prior to 2000.

In summary, the choice among wireless, electrical, optical fiber or other technologies for a particular system is based on a number of trade-offs. There is no single solution can serve all applications needs.

# 2.2. Optical Communication Overview

Optical communication has a long history which can go back to more than 2000 years ago. At that time, people in ancient China, Greece and Egypt once used mechanical methods to modulate the light including smoke signals, fire beacons, and optical telegraphs [22] some of which are still being used today in some emergency situations. These approaches, which are referred to as free-space optical communication now, can not achieve a very high data rate due to its mechanical nature. The distance is also subject to environmental conditions such as fog, rain and day light. Lacking of techniques to tackle these issues, their positions in real time, long distance communication were soon replaced by electrical wireline and wireless systems in the latter half of the eighteenth century and early twentieth century, during which period extraordinary scientific progresses had been made in the electromagnetic theory, generation and detection of radio signals, new materials, and elemental electronic devices etc.

Due to lack of capable technologies to generate, modulate, and detect the the light, the evolution of optical communication seems to stop until the 1950s. In 1958, the major breakthrough of optical communication, laser, was first invented [6] after its theoretical foundations being established by Albert Einstein almost 40 years before [23]. After that, optical communication embraced its golden age with the explosive discoveries and advancements in the areas of light sources, light detectors, material's interaction with light, low loss optical transmission medium, integrated circuits and etc.

Shortly after the invention of the laser, the semiconductor laser diode was successfully demonstrated [24] followed by the high speed avalanche photo detector [25]. In the mean time, extensive research had been carried out to study the material electro-optic properties which can be potentially used to modulate light. In fact, the first optical modulators based on electro-optic effect was introduced almost the same time as the ruby laser was invented [26]. For the optical fiber, the major medium in optical links, the fiber loss has been reduced from the early date of 20dB/km [27] to about 0.15dB/km [28] at the low-loss window around  $1.55\mu m$ . In addition, to compensate for the fiber loss, Erbium-doped fiber amplifier (EDFA) was invented [29] which greatly extended the optical link reach. Advanced modulation and multiplexing schemes, such as QAM, DWDM, OFDM (orthogonal frequency-division multiplexing), and PoIPSK (polarization multiplexing phase-shift keying), have been developed to sustain the increasing demand for bandwidth.

After almost 60 years of intensive developments, a global optical network infrastructure has been established responsible for carrying virtually all telephone calls and internet traffics. Initially, fiber networks were mainly deployed for long-haul or submarine transmission because it offers unparallel reach and bandwidth product. In the mean time, the explosive increasing in network traffic continuously pushes the optical network to the metro level or even into individual homes. For short reach applications such as HPC, there is also a trend of replacing the interconnect, historically dominated by copper wire, with optical links at all levels from local area network (LAN) and rack to rack, to board level or even inter chip interconnect [5]. In these domains, traditional optoelectronics interconnects have some serious issues in terms of power consumption, link density and cost. For example, the IBM Roadrunner supercomputer has 57 miles of cable and consumes nearly 3 megawatts of power, almost 15% ~23% of which is contributed by the interconnects [2]. The existing optical transceiver module is also bulky and expensive which usually costs a few thousand dollars for a 10Gb/s module. To meet the future needs of HPC, the price of optical link has to be cheaper than 1/Gb/s and the power efficiency has to be better than 5mW/Gb/s [30]. It also needs to be compact such that hundreds of links can fit into a small space.

### 2.2.1. System Architecture

When people talk about optical communication, most of them refer to the long-haul fiber network which spreads globally. To increase the capacity, dense wavelength division multiplexing (DWDM) is intensively employed in today's optical links, in which more than a hundred wavelengths carrying 10Gb/s or more data are combined into a single fiber of  $125\mu m$  in diameter [20, 31, 32].



Figure 2.4: System diagram of a DWDM optical link.

Figure 2.4 shows the system diagram of a typical DWDM optical link. In this system, digital information such as audio, video and data is first converted to optical power through the external modulator which is known as electrical to optical converter, or E/O converter. The optical input of the modulator comes from laser sources with different wavelengths (e.g.  $\lambda_1 - \lambda_n$ ) usually spaced 100*GHz* or 50*GHz* away. The laser source could also be directly

modulated by the information to generate the desired output. All the outputs from the modulator are then merged into a single strand of fiber via the optical multiplexer (MUX). After the light travels a long distance in the fiber, it may suffer from loss, chromatic dispersion and polarization mode dispersion which require optical amplifier or repeater to regenerate the signal before it reaches the receiver. On the receiver end, after de-multiplexing (DE-MUX), lights with different wavelengths are sensed by the photo detector and converted back to electrical signal (optical to electrical conversion, or O/E). This electrical signal is then processed, which may include reconditioning the signal in the analog domain and restoring the clock in the digital domain, to recover the original information.

One of the key building blocks in the optical link is the modulator or the transmitter since it directly impacts the performance of the link such as capacity, reach, power consumption, receiver design, and in some applications the cost. In the past 60 years, tremendous research efforts have been spent in the areas of material, electrical circuit, and fabrication process etc. to develop the E/O converter in order to meet these performance requests. The focus of this work is to design a high performance optical transmitter by leveraging the novel modulator technologies developed by CISCO Systems.

In real systems, there are also other additional blocks to make the link more robust. For example, a temperature control unit is required for the laser source to keep the wavelength stable especially in the DWDM system where the channel spacing is so small (0.8nm with 100GHz channel spacing). In the polarization division multiplexing DWDM, a polarization detector is necessary to de-multiplex the signal. Also, when the optical power exceeds the working range of the detector, a variable optical attenuator (VOA) is needed.

Although optical links other than this long-haul network may have slightly different topologies, their fundamental building blocks and system scheme, as mentioned above, are essentially the same.

#### 2.2.2. Modulation Format and Spectral Efficiency

Analogous to electrical wireline or wireless communication, the physical signals in optical communication could have multiple forms. Although continuously changing intensity of light can carry information such as TV signal [33], it is susceptible to noise, nonlinearity of fiber and other non-ideal factors due to its analog nature and is rarely used in commercial products. On the contrary, digital modulation formats don't demonstrate these drawbacks because they map information into discrete digital status. Thus, digital modulation formats are the primary choices in fiber links. The constellation diagrams of different digital modulation formats are illustrated in Figure 2.5. On-off keying (OOK), as a two-level



Figure 2.5: Constellation diagrams of different modulation formats in optical communications.

amplitude-shift keying (ASK), is probably the simplest form in optical links where the binary information is represented by the presence and absence of light which can be expressed by the amplitude of the electric field ( $E_x$ ) or light intensity ( $\propto E_x^2$ ). Owing to its simplicity, OOK was exclusively adopted by digital optical networks prior the year of 2000. It is actually the first format being employed in 40*Gb*/*s* commercial product [34] and in 100*Gb*/*s* research project [35]. OOK has a spectral efficiency (SE) of 1 *b*/*s*/*Hz*. To increase the SE, digital message is encoded to multiple intensity levels resulting in N-level pulse-amplitude modulation (PAM-N). In a PAM-N link, the SE becomes  $log_2N$  *b*/*s*/*Hz* where *N* is the number of levels.

Phase-shift keying (PSK), in which digital signals are mapped to different phases of the carrier — light, is another important modulation form in optical links. Several schemes exist for PSK such as binary phase-shift keying (BPSK) — the basic 2-level PSK, differential phase-shift keying (DPSK) — the differential version of BPSK, quadrature phase-shift keying (QPSK) — BPSK in quadrature form, and n-PSK — multi-level PSK. Similar as in PAM-N, the SE in PSK is determined by the number of phases. Because the error rate can not be well controlled, higher order PSK than 8-PSK is seldom implemented.

As demand for bandwidth continuously increases, high order quadrature amplitude modulation (QAM) is developed in which PAM-N is applied to two carriers (lights with the same wavelength) 90° out of phase (quadrature phase). The result waveform is called QAM-N<sup>2</sup> with a SE of N b/s/Hz.

To further increase the SE, polarization is another parameter to leverage. Since the linear polarizations,  $E_x$  and  $E_y$ , are orthogonal, the information contained in each polarization direction is resolvable at the receiver after polarization filters. Combining this polarization-division multiplexing (PDM) with other modulation techniques, the SE is easily doubled. Performances of some recently developed PDM systems are summarized in Table 2.2.

Format	Baud rate (GBaud/s)	Data rate $(Gb/s)$	Reference
PDM QAM-256	4	64	[36]
PDM QAM-32	10	93	[37]
PDM QAM-64	9.3	112	[38]
PDM QPSK	56	224	[39]

Table 2.2: Recent development of PDM systems.

There are also other formats available such as frequency-shift keying (FSK) and orthogonal frequency-division multiplexing (OFDM) which can be thought as a special type of WDM by encoding data into different frequencies.

To be noted that, the SE mentioned above is only the theoretical maximum value. The

real SE, as determined by Shannon's "Theory of Information" [40], is always smaller due to noise.

# 2.3. Light Fundamental

To effectively control the light, a profound knowledge of its fundamental properties is essential. Among all kinds of light, laser is virtually the solo source of all commercialized optical communication systems because it has high coherence, very pure spectrum and high directionality. This section starts by introducing the basic properties of light. Then, the physical effects of material which influence these optical properties will be given.

### 2.3.1. Light Property

Light/laser exhibits both wave and particle properties which is known as wave-particle duality, a central concept of quantum mechanics.

While considering its wave property, light is a type of electromagnetic wave following Maxwell equations (2.1) - (2.4):

$$\nabla \cdot \mathbf{D} = \rho \tag{2.1}$$

$$\nabla \cdot \mathbf{B} = 0 \tag{2.2}$$

$$\nabla \times \mathbf{E} = -\frac{\partial \mathbf{B}}{\partial t} \tag{2.3}$$

$$\nabla \times \mathbf{H} = \mathbf{J} + \frac{\partial \mathbf{D}}{\partial t}$$
(2.4)

where E and H are the electrical and magnetic field,  $\mathbf{D} = \varepsilon \mathbf{E}$ ,  $\mathbf{B} = \mu \mathbf{H}$ , and  $\mathbf{J} = \sigma \mathbf{E}$  are called the constitutional relations. The permittivity  $\varepsilon$  and permeability  $\mu$  are related to the relative permittivity  $\varepsilon_r$  and relative permeability  $\mu_r$  by  $\varepsilon = \varepsilon_0 \varepsilon_r$  and  $\mu = \mu_0 \mu_r$  respectively. For nonmagnetic medium, which is true for most optical devices,  $\mu_r$  is one.

Considering the simple plane wave case where uniform light is propagating in a source free

non-conductive medium ( $\rho = 0, \sigma = 0$ ) along z-axis, the general solution for the electrical field can be expressed as

$$\mathbf{E} = \mathbf{E}_{\mathbf{0}} \mathbf{e}^{j(\mathbf{k}\mathbf{z} - \omega \mathbf{t})} \tag{2.5}$$

where

$$k = \sqrt{\varepsilon \mu_0 \omega^2} \tag{2.6}$$

is defined as the propagation constant and  $\omega$  is the frequency of light . The speed of light in the medium can then be written as

$$v = \frac{\omega}{k} = \frac{c}{n_{RI}} \tag{2.7}$$

where  $c = \frac{1}{\sqrt{\varepsilon_0 \mu_0}}$  is the velocity of light in free space,  $n_{RI}$  is the refraction index (RI) of the medium. Thus

$$n_{RI} = \frac{ck}{\omega} = \sqrt{\varepsilon_r} \tag{2.8}$$

which is a real quantity. However, the refractive index is complex in general because of loss in the material. Without loss, light will propagate in the medium with constant amplitude as shown in (2.5). In reality, materials exhibit dielectric loss at high frequencies because the polarization status can not respond fast enough to an applied field. In addition, ideal insulator with  $\sigma = 0$  doesn't exist. Considering both aspects, loss can be modeled by permittivity that is both complex and frequency dependent as

$$\varepsilon(\omega) = \varepsilon_R(\omega) + j\varepsilon_I(\omega) \tag{2.9}$$

To be noted that,  $\varepsilon_R$  and  $\varepsilon_I$  are related to each other by the Kramers-Kronig equation

$$\varepsilon_R = \frac{1}{\pi} P \int_{-\infty}^{+\infty} \frac{\varepsilon_I(\omega') d\omega'}{\omega' - \omega}$$
(2.10)

$$\varepsilon_I = -\frac{1}{\pi} P \int_{-\infty}^{+\infty} \frac{\varepsilon_R(\omega') d\omega'}{\omega' - \omega}$$
(2.11)

Thus, the refractive index becomes a complex number which can be defined as

$$n_{RI}(\omega) = n_R(\omega) + jn_I(\omega)$$
(2.12)

From (2.8) and (2.12),  $\varepsilon(\omega)$  is related to  $n_{RI}(\omega)$  by

$$\varepsilon_R = n_R^2 - n_I^2 \tag{2.13}$$

$$\varepsilon_I = 2n_R n_I \tag{2.14}$$

Now, the propagation constant becomes

$$k = \frac{n_R \omega}{c} + j \frac{n_I \omega}{c}$$
(2.15)

The electrical field can now be expressed as

$$\mathbf{E} = \mathbf{E}_{\mathbf{0}} \mathbf{e}^{-\frac{\mathbf{n}_{\mathbf{I}}\omega\mathbf{z}}{\mathbf{c}}} \mathbf{e}^{j\omega(\frac{\mathbf{n}_{\mathbf{R}}\mathbf{z}}{\mathbf{c}} - \mathbf{t})}$$
(2.16)

Therefore, the electric field is attenuated exponentially as

$$|\mathbf{E}| = E_0 e^{-\frac{n_I \omega z}{c}} = E_0 e^{-\frac{1}{2}\alpha z}$$
(2.17)

where  $\alpha = \frac{2n_I\omega}{c}$  is the absorption coefficient or loss coefficient. The factor 1/2 is added in (2.17) simply because the loss is conventionally defined for intensity which is proportional to the square of the electric field and can be written as

$$\mathbf{I}(\mathbf{z}) = \mathbf{I}_0 \mathbf{e}^{-\alpha \mathbf{z}} \tag{2.18}$$

While considering its particle property, light is composed of discrete photons, an elementary particle, which is the quantum of light. Each photon possesses a frequency dependent energy

$$E_{photon} = \frac{hc}{\lambda} \tag{2.19}$$

where *h* is Planck constant and  $\lambda$  is the light's wavelength.

A close examination of (2.16) reveals there are multiple properties of light that can be used to carry message.

# Amplitude

Nearly all commercially available optical links use the amplitude to carry information. From (2.16), the amplitude of the electric field is  $\left|\mathbf{E}_{0}e^{-\frac{n_{I}\omega z}{c}}\right|$  where  $\mathbf{E}_{0}$  comes from the laser

source and the rest is from the medium. The change of laser source's output power results in a modulation scheme called direct modulation laser (DML). If the optical medium can be controlled in a way such that the optical absorption or refraction index is proportional to the information, an electroabsorption or electrorefraction modulator is formed. A third approach to generate different amplitude is by interference which is essentially from phase modulation and will be discussed in detail in later section.

### Phase and Frequency

The phase of laser can also be used to carry information. Phase-modulated optical links has been studied for a long time because it can provide better receiver sensitivity and longer reach without regeneration compared to the amplitude modulation. In (2.16), the phase is  $\omega(\frac{n_R z}{c} - t)$  which can be controlled by changing the real part of the refraction index. It is also noticed that the frequency  $\omega$  in the phase expression is another way of carrying data which, when translated into real modulation format, can be FSK or OFDM.

### Polarization

Single-mode fiber (SSM) is the medium for all long distance optical links. In SSM, two orthogonal polarization states are supported, namingly  $E_x$  and  $E_y$ . They are related to the electrical field by

$$\mathbf{E}_{\mathbf{0}} = E_x \widehat{\mathbf{x}} + E_y \widehat{\mathbf{y}} \tag{2.20}$$

Because of the orthogonality, both  $E_x$  and  $E_y$  can be used to transmit different data simultaneously using PDM without any interference. However, since the polarization status of light can not be changed at multi-gigahertz rate, it is generally implemented as a multiplexing method instead of modulation method.

# Noise

Although not directly carrying information, noise plays important role in determine the optical link's performance. Due to its particle nature, light demonstrates shot noise which may dominate the bit error rate (BER) in high loss optical links. Shot noise is a type of random noise describing the random movements of a set of particles. In optical receiver, photons, hitting the photo detector randomly, show this type of behavior. When the total number of photons absorbed by the detector is sufficiently small which corresponds to low light intensity case, the uncertainty follows Poisson distribution which describes the occurrence of independent random events, as shown in Figure 2.6(A). As the number of interacting photons increases which corresponds to the high optical power case, it can be approximated by the Gaussian distribution, as shown in Figure 2.6(B).



Figure 2.6: Simulation result of photon shot noise.  $P_I$  is the number of interaction photons with the photo detector. (A)Distribution when number of photons that interact with detector is small. (B)Distribution when number of photons that interact with detector is large. (C)Distribution with different number of photons that interact with detector.

The photon shot noise can be defined as [41]:

$$\sigma_{SHOT}(P_I) \propto \sqrt{P_I} \tag{2.21}$$

where  $P_I$ , as a representation of the light intensity or optical power, is the number of photons that interact with the photo detector.

As  $P_I$  increases, the spread of the distributions becomes larger as shown in Figure 2.6(C). This spread tends to degrade the BER when the OMA is small. As a result, the distributions of  $P_I = 10$  and  $P_I = 70$  move closer and eventually overlap with each other, in which case the receiver cannot distinguish whether the received signal is generated by a logic '1' or a logic '0' leading to bit errors.

In laser source, there is another type of noise called relative intensity noise (RIN) which is the power noise normalized to the average output power level. Normally, RIN is inversely proportional to output power [42].

#### 2.3.2. Material's Physical Effects

In this section, the physical effects of material related to light are discussed. These effects govern the interaction of material with light and are the keys to build optical modulators. The interaction can be controlled by electrical field, temperature, acoustic wave, and etc. All these methods are trying to induce some changes in the optical properties as explained in Section 2.3.1.

Among all the properties, the complex refraction index (RI) is the mostly used means to tune the light since it could affect both the amplitude (absorption) and phase of light. When the RI change is caused by electrical field, it is called electro-optic (EO) effect. If the RI change happens to the real part  $n_R$ , it is known as electrorefraction. If the RI change happens to the imagine part  $n_I$ , it is known as electroabsorption. Specific for semiconductor such as silicon, there are also electro-absorption effect and free-carrier effect introduced by the electrical field. In the semiconductor, heat could also change the RI due to thermo-

optic effect. In addition, the strain change of material caused by sound wave may also affect RI which is called acousto-optic effect. Since the acousto-optic effect is relatively slow and hard to control, it is rarely used in practical systems.

The response time of EO effect and EA effect are extremely fast in the sub-picosecond range which is not a limiting factor for modulators based on these phenomena. On the other hand, the other effects do have intrinsic speed limits which set a maximum operation frequency a modulator can work.

# 2.3.2.1. Electro-Optic Effect

Electro-optic (EO) effect, describing the RI change under the influence of electric field, can be found in both insulators and semiconductors. The electric field may change RI by altering the motions of electrons, changing the isotropic crystal such as  $G_aA_s$  to birefringent structure, rotating the optic axes like in potassium dihydrogen phosphate (KDP) crystal, or shifting the energy band diagram in semiconductors. There are four different physical effects in the EO category, which are, the Pockels effect, the Kerr effect, the electro-absorption effect, and the quantum-confined Stark effect. While the former two mainly cause a change in the real part of RI, the last two primarily change the imagine part of RI.

With the presence of electric field  $\mathbf{E}$ , the real part of RI can be written as

$$n_R(E) = n_0 + c_1 E + c_2 E^2 + \cdots$$
(2.22)

where  $n_0$  is the real part of the RI without the presence of electric field,  $c_2$  and  $c_2$  are called the linear and second-order EO effect coefficients, respectively. The linear change of  $n_R$ with E is also called the Pockels effect. The quadratic change of  $n_R$  with E is also called the Kerr effect as given by (2.23) and (2.24).

$$\Delta n_R(E) = c_1 E : Pockels effect$$
(2.23)

$$\Delta n_R(E) = c_2 E^2 : Kerr \, effect \tag{2.24}$$

#### Linear Electro-Optic Effect(Pockels Effect)

The Pockels effect, usually found in crystals without inversion symmetry, causes  $n_R$ , and hence the phase of light (from Equation (2.5)), to change linearly to the applied field, **E**.

This effect is in general polarization dependent because the refractive index change is usually depends on the direction of electric field with respect to the crystal axes. Thus, only non-centrosymmetric crystals, such as lithium niobate ( $LiNbO_3$ ), barium titanate( $BaTiO_3$ ), and III-V semiconductors, demonstrate the Pockels effect. In order to realize the maximum RI change, the external electric field must be aligned to one of the principal axes of the material. For the same reason, to completely model the Pockels effect, an electro-optic tensor should be used [43]. For simplicity, the Pockels effect can be written as

$$\Delta n_R(E) = -\frac{1}{2}n_R^3 rE \tag{2.25}$$

where r is the relevant EO coefficient.

# Quadratic Electro-Optic Effect(Kerr Effect)

The quadratic electro-optic effect, also known as Kerr effect, is a second-order electric field effect where  $n_R$  changes with the square of the applied electric field. It also changes the phase of light in the same way as the Pockels effect does. Different from the Pockels effect, the Kerr effect can be found in all nonmetallic crystals. But as a second order effect, the change of  $n_R$  due to the Kerr effect is generally small.

### Electro-Absorption Effect(Franz-Keldysh Effect)

Electro-absorption (EA) effect, or the Franz–Keldysh effect, only exists in semiconductors where the energy band diagram is distorted with the applied electric field. As a result, the absorption coefficient  $\alpha$  of the material increases particularly when light's energy defined by (2.19) is close to the band gap energy of the semiconductor [44].

From Section 2.3.1, we know the real and imagine part of  $n_{RI}$  are related by the Kramers-Kronig equations. Similar relation also exists for  $\Delta n_{RI}$  and  $\Delta \alpha$  which may be expressed as [45]

$$\Delta n_{RI}(\omega) = \frac{c}{\pi} P \int_{-\infty}^{+\infty} \frac{\Delta \alpha(\omega') d\omega'}{\omega'^2 - \omega^2}$$
(2.26)

Thus, the change of  $\alpha$  is always accompanied by the RI change which will give rise to phase modulation although the former one dominates. Since the intensity change due to EA is highly nonlinear with respect to the electric field, there is no simple analytical expression for this effect. The EA effect is stronger in quantum wells constructed with III-V semiconductors than in bulk silicon. It is also sensitive to light's wavelength and material's temperature.

### Quantum-Confined Stark Effect(QCSE)

The quantum-confined Stark effect exists in quantum wells (QW) where its absorption coefficient  $\alpha$  is affected by external electric field. The impact of the applied field on  $\alpha$  is twofold. First, it tends to reduce the QW's sub-band energy, and hence the effective gap which pushes the absorption edge to lower frequency. Second, it tries to separate the wavefunctions of electron and hole which also reduces  $\alpha$  [46].

#### 2.3.2.2. Free Carrier Effect

In semiconductor, there exists a special optical effect called free carrier effect, or plasma dispersion effect, in which the absorption coefficient  $\alpha$ , and in turn the RI(see Equation (2.26)), are affected by the concentration of carriers. This effect is of more interest in silicon since it is centrosymmetric crystal in which the Kerr effect is absent or very weak. Both classical electromagnetic theory and quantum mechanical theory can be used to derive the expressions of  $\alpha$  and RI changes under the influence of free carriers[47, 48] and the results are similar.

Compare to EO effect, the response of free carrier effect to external electric field is slow because the carrier lifetime, typically in the range of 1ns-10ns for silicon and III-V semiconductor, imposes a fundamental speed limitation on how fast the carrier density can be varied. Two approaches are available to tackle this speed issue. One method is to introduce material damage so that the carrier lifetime can be shortened. Another method is to make the carrier move instead of recombine by biasing the material in depletion region [49] which may require higher driving voltage.

# 2.3.2.3. Thermal-Optic Effect

In most materials, heat can introduce various property shifts like band gap, lattice constant and carrier concentration etc, which may consequently affect the optical RI and absorption coefficient. This temperature induced RI variation is called thermo-optic (TO) effect. Although the thermal process is extremely slow (on the order of ms) compared to other optical effects, it is still very useful as bias control of optical modulator, switches and multiplexers where the speed requirement is relaxed.

# 2.4. Optical Modulator Classification

Optical modulators can be categorized in several different ways. A simplified diagram of showing the classification of optical modulator is given in Figure 2.7. While the the power or



Figure 2.7: Optical Modulator Classification.

phase of light can be directly controlled inside the laser source which is called direct modulation laser (DML), majority of the modulators work in the manner that the laser's property carrying information is adjusted externally through the mechanisms discussed in Section 2.3.2. Thus, the external modulator can have three sub-categories: amplitude modulator, phase modulator, and interference modulator. Although the last one is essentially based on phase modulation, the output signal carrying information is the optical power. It can be further classified into Mach-Zehnder interferometer (MZI) and resonant based modulator. Each type of modulator may also differ in materials.

#### 2.4.1. Direct Modulation

Direct modulation laser (DML), integrating the light generation and light modulation into a single device, is probably the simplest way of generating a modulated light signal in OOK. DML works based on the fact that the laser intensity is proportional to the drive current *I* or voltage *V* above some threshold ( $V_{min}$ ) as depicted in Figure 2.8(B). The



Figure 2.8: (A)VCSEL cross section. (B)VCSEL output power v.s. bias voltage. (C)VCSEL driving diagram.

vertical-cavity surface-emitting laser (VCSEL) is one example of DML frequently found in short reach optical communications. VCSEL is a type of laser diode fabricated by growing multiple layers of semiconductors vertically as shown in Figure 2.8(A) [50]. In contrast to the edge-emitting lasers, the laser beam emits perpendicularly from its top surface which is a beneficial feature to reduce the cost since defects can be sorted out earlier during the manufacturing procedures. VCSEL also supports a broad range of operation speed and consumes very low power. VCSEL based optical link with data rate up to 25Gb/s and full-link power efficiencies of 3.6pJ/bit has been reported [51]. The driver is just a simple voltage or current buffer (Figure 2.8(C)) although addition signal conditioning circuits like equalizer are often needed to compensate for the bandwidth limitation.

The major issue related to VCSEL and other types of DMLs is chirp, which is a detrimental effect for long dispersive optical links. Detail of the chirp will be explained in Section 2.5. Besides, most DMLs only support amplitude, or intensity modulation which can not achieve

a high spectral efficiency as other advanced modulation schemes like QAM and PAM do. Although direct frequency and phase modulation of a semiconductor laser is possible [52, 53], they usually require complex transmitter implementation and the performance is not as good as intensity modulation. Furthermore, DML also suffers from reliability issue caused by the heat which is generated from the large current required to support higher data rate.

### 2.4.2. Electroabsorption Modulator

The EA effect can be utilized to build external amplitude modulators, named electroabsorption modulator (EAM), in which the light intensity is controlled by the applied electrical field. EAM, usually with a length of just a few hundred microns, is simply a single waveguide typically made of III-V material with electrodes deposited on it. Due to EA effect, the output optical power decreases monotonically with the applied voltage. EAM featuring 40Gb/sdata rate with 1V drive voltage and above 25dB/V DC modulation efficiency has been reported [54].

Similar as DML, EAM also suffers from chirp because  $\alpha$  change leads to  $n_R$  change (Equation (2.26))which causes chirp. In addition, since the energy of the absorbed light is converted to heat, EAM usually has limited power handling ability.

#### 2.4.3. Phase Modulator

Analogous to wireless communication, optical link can also use phase modulation like P-SK but with a much high carrier frequency (in the range of terahertz). Practical optical link never implements phase modulation alone . It is often incorporated in advanced modulation format such as QAM to achieve higher spectral efficiency. The QAM modulator can be realized by cascading a pure phase modulator with an amplitude modulator. Material demonstrating large EO effect or free carrier effect can be used to build such phase modulators. Although having higher spectral efficiency, detection of phase modulated signal requires coherent light source which increases the system complexity and cost.

#### 2.4.4. Mach-Zehnder Interferometer(MZI) Modulator

Mach-Zehnder interferometer (MZI) modulator, or MZM, is a type of modulator working by light interference after phase modulation. A simple working diagram of MZM is shown in Figure 2.9.



Figure 2.9: Mach-Zehnder interferometer (MZI) modulator working diagram.

In MZM, the incoming light is first split into two branches (ARM1 and ARM2) with equal power. The two arms, serving as phase modulators, are made of materials with EO effect or TO effect such that the refraction index can be changed with external disturbance, for example electric field or heat. As a consequence, the phase of light in each arm can be individually tuned by the external control signal. Then, at the end of the arms, two lights with phase  $\phi_1$  and  $\phi_2$  are combined either constructively ( $\Delta \phi = 0$ ) or destructively ( $\Delta \phi = \pi$ ) depending on their phase difference  $\Delta \phi$ . The output light intensity is hence maximum and minimum, respectively. This combination is called interference which is only possible if the two lights possess constant phase difference. The result of the interference translates into the light intensity carrying information. Besides the maximum and minimum output levels, intermediate levels can also be created by controlling the  $\Delta \phi$  between 0 and  $\pi$ .

The MZM is perhaps the most successful and widely used modulator structure. First, the

chirp issue, from which the DML and EAM suffer, can be well suppressed as long as the MZM arms are driven differentially where the refraction index change in the two arms are equal and in opposite direction. Second, unlike the resonant modulator, it can operate with a broad range of input light wavelength which is a desired feature for DWDM systems. Third, MZM is usually compact in size which means it is thermally insensitive because any temperature drift will introduce the same amount of refraction index change in both arms which will not affect the output light intensity.

# 2.4.5. Resonant Modulator

The resonant modulator, built with either Fabry-Perot or ring resonator, is another type of interference modulator based on phase change. Other than interfering only once as in the MZM, light in resonant modulator may interfere infinite number of times before generating the final output. In these resonant structures, light either reflects or circulates in the waveguide resulting in a longer optical path than the structure's physical length. Thus, even a very small size resonator demonstrates a steep tuning curve which means a little change in RI can cause large output power difference - character of a resonator with very high quality factor Q. Smaller size also implies less power consumed by the driver. Transmitter with less than 1pJ/bit modulation energy at 5Gb/s has been reported [55]. On the downside, such high Q also leads to long cavity lifetime which limits the modulation speed. Due to these disadvantages, a resonant modulator has never been implemented in commercial systems.

#### Fabry-Perot Modulator

A Fabry-Perot optical modulator, an essential component of a laser, is a resonant cavity formed by an EO sensitive medium sandwiched between two parallel reflecting mirrors as given in Figure 2.10(A). In the cavity, part of the light will bounce back and forth between the mirrors and hence interfere with each other creating a standing wave pattern. The output is maximum only when the distance of the mirrors equal to an integer multiple of

half the light's wavelength which is controlled by the applied electric field as depicted in Figure 2.10(B). According to the empirical equation from [56], the transmittance of the



Figure 2.10: Fabry-Perot modulator (A)Modulator diagram (B)Maximum output condition (C)Transmittance curve

cavity is plotted in Figure 2.10(C) which shows a sharp tuning characteristics with respect to the RI change.

# **Ring Modulator**

In a ring modulator as shown in Figure 2.11(A), part of the light in the straight waveguide is coupled to the circular waveguide whose refraction index is controlled by the applied voltage. When the total optical path in the ring equals to an integer multiple of the light's wavelength, resonance happens and the output light power of the straight waveguide drops. The simulated electric field inside a ring modulator is plotted in Figure 2.11(B). A ring modulator behaves much like a notch filter with very high Q.



Figure 2.11: (A) Ring resonator modulator diagram. (B)Electric field simulation of ring modulator.

# 2.5. Optical Modulator Characteristics

In high-speed optical communication systems, the transmitters are typically required to maintain a certain set of performance levels. Before discussing the performance optimization, the knowledge of some basic figure of merits characterizing the optical transmitter is very helpful.

# **Optical Modulation Amplitude(OMA)**

In telecommunications, optical modulation amplitude (OMA) is defined by the difference between two optical power levels –  $P_{max}$  and  $P_{min}$ . A graphical description of optical modulation amplitude, as well as the average power ( $P_{AVG}$ ), is given in Figure 2.12.



Figure 2.12: Definition of OMA

It can be written as

$$OMA = P_{max} - P_{min} \tag{2.27}$$

where  $P_{max}$  is the optical power level generated when the modulator or laser source are on (logic '1'), and  $P_{min}$  is the power level generated when the modulator or laser source are off (logic '0'). The relationship between  $P_{max}$  and  $P_{min}$  is shown in Figure 2.12.

The OMA can be related to the average power by

$$P_{AVG} = \frac{(P_{max} - P_{min})}{2} = \frac{OMA}{2}$$
(2.28)

With the presents of noise and other channel impairments, it is desirable to maintain a larger optical modulation amplitude since it is easier for the receiver to accurately recover the signal. While optical modulation power describes the difference between the minimum and maximum power levels, it contains no information of how efficiently laser power is used.

#### **Extinction Ratio (ER)**

In digital optical communications system, the binary data is transmitted using two levels of optical power, where logic '0' or '1' are represented by the lower power level and the higher power level (Figure 2.12), respectively. Extinction ratio (ER), as a measure of the efficiency with which the transmitted optical power is controlled by the modulator, is simply defined by the ratio of these two optical power levels. It is usually measured at DC or low modulation frequency. The extinction ratio is generally expressed in dB which may be written as

$$ER = 10\log \frac{P_{max}}{P_{min}} \tag{2.29}$$

The relation between OMA and ER can be expressed as:

$$OMA = 2P_{AVG}\frac{ER-1}{ER+1}$$
(2.30)

In the limit of a high extinction ratio,  $OMA \approx 2P_{AVG}$ . Thus, OMA can be used to describe the effective usable modulation in a signal. However, when the extinction ratio is not high, this approximation method may not be valid.

In some applications, extinction ratio may also be defined as a linear ratio, where  $ER = \frac{P_{max}}{P_{min}}$ ; or as a percentage, where  $ER = \frac{P_{min}}{P_{max}} * 100\%$ . Thus, if  $P_{max}$  was 500 $\mu W$ , and  $P_{min}$ 

was  $50\mu W$ , the extinction ratio would be 10dB, 10, or 10% depending upon which definition is preferred. In optical links, direct modulated laser and external optical modulator usually have an extinction ratio from 10dB to 20dB, while for the optical switch, extinction ratio of greater than 40dB is required.

For the same optical modulation amplitude, the average optical power is smaller with higher extinction ratio, as shown in Figure 2.13. Considering the two transmitter eye diagrams in Figure 2.13, both of which have the same optical modulation power of  $500\mu W$  (the difference between high and low levels). Assuming these signals have the same noise levels, their bit error rates are likely to be similar. However, the transmitter on the right with ER=4.26*dB* requires  $200\mu W$  more average laser power with no obvious performance improvement. To achieve the maximum power efficiency, ideally, the optical power should be zero while sending out logic '0'. In such case, the extinction ratio is infinite, which is, however, impossible to achieve in practice. For example, in direct modulated laser, as the output power drops below certain threshold, the transmitter wavelength will be shifted which is known as chirp. Meanwhile, low power in laser diode will introduce overshoot and ringing issues.



Figure 2.13: Extinction ratio and power efficiency comparison.

Optical extinction ratio can also impact the performance of a transmission system because it is sensitive to noise and average power. Even a small change in extinction ratio can make a relatively large difference in the modulation power required to maintain a constant bit error rate. Since extinction ratio can be affected by many factors such as test methodology and equipment characterization, it is generally hard to get consistent and accurate measurement result. The test of extinction ratio should follow the specific procedures of each communication standard.

# Modulation Efficiency $V_{\pi}L$

For a given modulator with length of *L*, the voltage required to achieve a  $\pi$  phase shift is defined by  $V_{\pi}$ . The product  $V_{\pi}L$  is an important measure of how efficient a modulator is. Smaller  $V_{\pi}L$  means both the drive voltage and the size can be reduced.

### Chirp

Chirp describes the frequency variation when the light intensity is being modulated such as in OOK. Chirp is a detrimental effect in long reach optical link with data rates of 10Gb/sor higher where even single mode fiber (SMF) exhibits some dispersion character. The spread of frequency will finally lead to increased bit error rate (BER) due to ISI because light's group velocities for different wavelength are different. Chirp only happens when there is an intensity change i.e. the rising or falling edge of the optical pulse. The chirp behavior in optical modulators is characterized by an "alpha parameter" which is defined as the amount of phase modulation normalized to the amount of intensity modulation produced by the modulator [57]. The alpha parameter may be zero, positive, or negative. Different types of chirps are plotted in Figure 2.14. For positive chirp, the light frequency increases on the rising edge and decreases on the falling edge, whereas in a negative chirp pulse the light frequency decreases on the rising edge and increases on the falling edge. In some applications, a small amount of "negative chirp" may be desirable to extend the transmission distance of a signal before dispersion limits the range.

All DML and EAM exhibit the intrinsic chirp phenomenon. However, in a commonly used MZM made from  $LiNbO_3$ , where two arms are driven differentially in a perfectly symmetric manner, the chirp can be minimized when the MZM is biased properly. Thus, an external optical modulator with MZM structure is often preferable.



Figure 2.14: Diagram of light pulse and different types of chirp.

# Insertion Loss (IL)

When the laser is modulated through external modulators, the output signal power decreases even when the modulator is 'on'. This power reduction is described by insertion loss (IL) which is defined as

$$IL = 10log(\frac{P_T}{P_M})$$
(2.31)

where  $P_T$  is the total input power to the modulator and  $P_M$  is the output power. Insertion loss is always a positive number.

# Modulation Depth ( $\eta_m$ )

Modulation depth is the OMA generalized to the maximum optical power which is

$$\eta_m = \frac{P_{max} - P_{min}}{P_{max}} \tag{2.32}$$

The modulation depth should approach unity for an optical switch.

# **Modulation Bandwidth**

Because of the intrinsic physical effect speed limitation and the RC time constant related to the driver and electrode, modulator demonstrates a finite bandwidth. Modulation bandwidth is defined as the frequency at which the modulation depth falls to half of its maximum value. It represents how fast a modulator can operate.

### Bit Error Rate (BER)

The bit error rate (BER) describes the overall robustness of the optical communication systems. It measures how many bits are received with errors for a given data length. Virtually, any well designed links should be running error-free such that BER=0. However, due to jitter, noise and channel loss, the bit error rate will eventually increase. It is also impractical to measure bit error rate with infinitesimal value since it will take too long. Thus, bit error rate is generally specified in numbers such as  $10^{-12}$  or  $10^{-15}$  for different applications.

# 2.6. Silicon Photonics Based Optical Modulator

Silicon based technology has been dominating the electronic circuit designs since the invention of the first transistor and will continue to play the same role following Moore's Law. With more than 60 years of development, physics of silicon as well as devices built with silicon have been well understood. In addition, billions of dollars have already been invested by the industries and governments in the development of silicon process technology. As a result, large volume electric circuits can be manufactured with high yield using commercial CMOS foundry at very low cost.

Traditional optical modules or chips, usually built with  $L_iNbO_3$  or III-V materials, are too bulky, power hungry and expensive. When traditional optical technologies are hitting the wall in terms of power, capacity, link density and cost, silicon photonics, an optical platform built with silicon technology, is drawing considerable attention due to its compatibility with commercial CMOS process. This compatibility directly brings several major advantages. First, the cost can be brought down tremendously due to the mature and widely available CMOS process. Second, the high refraction index contrast between  $S_i$ (n=3.5) and  $S_iO_2$ (n=1.45) in Silicon-on-Insulator (SOI) technology makes it suitable for ultra-dense integrated photonic circuits working at wavelength from  $1.2\mu m$  to  $6.5\mu m$  for which  $S_i$  is transparent. Third, being CMOS compatible makes possible the monolithic integration of optical chips with electrical circuits which may boost the link speed and density to another level due to the reduced RC and package size.

Unfortunately, silicon hasn't achieve the same success in photonics yet. Although silicon is excellent for making optical waveguide with very low loss, it is not a suitable material to build active optical components due to three reasons. First, silicon can not emit light efficiently because it is an indirect band gap material. Second, silicon is not a good candidate for optical detector because its band gap energy is too high such that the absorption spectrum of silicon doesn't match the standard  $1.3\mu m$  or  $1.55\mu m$  wavelength. Third, silicon doesn't exhibit linear EO effect (Pockels effect) because of its centrosymmetric crystal structure. Its quadratic EO effect and Franz-Keldysh effect are also very weak. Thus, alternative methods must be found to induce the RI change for silicon based modulator which is a major concern of this work.

Fortunately, silicon does show the free carrier effect although it is a slower mechanism compared to the field induced EO effect of  $L_iNbO_3$ . In addition, silicon also demonstrates a large TO effect that can serve as a second possibility for optical modulation commonly found in low speed DC bias tuning.

### 2.6.1. Electrical Structure of Silicon Photonic Modulator

For silicon modulators which are using the free carrier plasma dispersion effect to control the light, the performance is determined by how fast and efficient the carrier density could be altered. The performance also relies on how much is the overlap between the optical mode and the carrier concentration region. To achieve the best control of the carrier concentration inside silicon, different electrical structures have been developed by various research groups which include reverse biased PN junction [58, 59], forward biased P-i-N diode [60, 61], MOS Capacitor (MOSCAP) [62, 63] and silicon-insulator-silicon capacitor (SISCAP) [64, 65]. The cross sections of each structure are given in Figure 2.15.



Figure 2.15: (A)Cross section of P-i-N silicon modulator. (B)Cross section of PN junction silicon modulator. (C)Cross section of MOS capacitor silicon modulator. (D)Cross section of SISCAP silicon modulator.

The forward biased P-i-N diode is probably the most extensively and earliest studied structure in which the carrier is injected to the intrinsic p-type silicon region through external current. The speed of P-i-N modulator is primarily limited by the long minority carrier life time which can be shortened by reducing the injected current. However, reduction in current means less carrier change and leads to less phase shift. Another issue with P-i-N diode is its high loss in the substrate because the vertical confinement of light is relatively weak due to the small RI contrast.

The reverse biased PN junction diode and forward biased MOSCAP, on the contrary, doesn't suffer from the same speed limitation as in P-i-N because their carrier density changes rely on the electric field-induced majority carriers. Modulation speed of 10Gb/s and 40Gb/s for MOSCAP and PN diode, respectively, have been reported in [63]. However, these two structures are less efficient than the P-i-N diode because the overlap between the optical mode and charge injection area is smaller. As a consequence, the modulator size must be increased accordingly to achieve the same phase change which will significantly increase the parasitic RC and hence the drive power.



Figure 2.16:  $V_{\pi} \cdot L$  comparison chart of different modulator technologies (data is compiled from various research publications).

The SISCAP structure developed by CISCO Systems [66] is constructed by a thin layer of  $S_iO_2$  (about 20 to 24 angstroms) sandwiched between two silicon electrodes: p-doped polysilicon on top and n-doped silicon on bottom. The whole structure is surrounded by  $S_iO_2$  which creates a high index contrast waveguide confining the light in the middle both horizontally and vertically. This full CMOS compatible SISCAP is electrically similar to the MOSCAP whose operation speed, which could be potentially high, is determined by the majority carriers dynamics and parasitic RC from the electrodes. Furthermore, due the vertical confinement of light, the concentration region of free carriers overlaps with the maximum of the optical mode. Thus, the modulation efficiency of SISCAP is at least a factor 7 higher than other types of MZM [67]. The voltage required to achieve a  $\pi$ 

phase shift for a given length ( $V_{\pi}L$ ) is only  $0.13V \cdot cm$  [65] which means building SISCAP based MZM shorter than 0.5mm with 1V supply is applicable. A comparison chart of  $V_{\pi}L$  product from various research groups is given in Figure 2.16. More importantly, by going with thinner gate oxides as CMOS process scales down, the modulation efficiency can be further improved. That is different from PN junction based designs which don't scale well to smaller sizes.

# 2.6.2. Optical Structure of Silicon Photonic Modulator

Since the EA effect is very small in silicon, all silicon modulators function by varying the laser's phase through free carrier effect. Among all the available optical configurations, two structures are most widely implemented: traditional MZI architecture [64] and ring resonator structure [68]. The diagram of each implementation is shown in Figure 2.17.



Figure 2.17: (A)MZM based on SISCAP (Courtesy of CISCO Systems). (B)Ring resonator based on forward biased lateral P-i-N diode.

The performance of silicon MZM could vary depending which electrical structure it adopts. Due to their low modulation efficiency, MZMs based on PN junction, P-i-N diodes, or MOSCAP usually require a long MZI arm of several millimeters. This implies traveling wave electrode and 500hm termination resistor must be implemented to drive the modulator properly. Thus, both the power consumption and circuit complexity will be increased dramatically. The SISCAP MZM, on the other hand, only needs a lumped driver as simple as a CMOS inverter [64].

For the reasons described in Section 2.4.5, silicon ring modulator can be made very compact (usually 5-15 $\mu$ m in radius) with a very small parasitic capacitance (less than 50*fF*) [68, 69]. Due to its small size and high Q, silicon ring is potentially the most energy efficient modulator. However, it requires complex thermal tuning mechanism just like other resonant structures. In addition, the output of ring modulator also exhibits significant chirp just as in DML and EAM. Furthermore, high Q doesn't necessarily mean a low drive voltage because it is also related to the electrical structure. On top of these disadvantages, the silicon ring modulator also has limited power handling ability. The relative high drive voltage (around 2V) [68] along with the signal integrity problem must be resolved before its deployment in commercial applications.

A performance comparison of different link technologies with the silicon MZI and ring modulators is given in Table 2.3. The move from copper twisted pairs, which consume six or more watts to transmit and receive 10Gb/s of network traffic, to optical fibers can cut power consumption by tenfold. Moving further to silicon-based optical components could further cut the power 1000 times less compared to the copper solution while driving down costs with CMOS integration. When utilizing the high efficient SISCAP structure, the performance of silicon MZI can be further improved which will be discussed in detail in Chapter 4. It is clear from the table that the silicon MZI is the most promising solution for the next generation of interconnect.

Because of the increasing demand in bandwidth pushing by the cloud computing, streaming video and super computers, copper wires and tradition optical links are hitting the wall in terms of speed, power, signal integrity, link density and cost. For the optical transmitter, remarkable progress has been achieved in direct modulation laser and silicon photonic modulators that addresses these issues. However, there are still many challenges such as reliability, thermal stability, signal integrity and modulation efficiency need to be resolved

Parameter	10GBaseT	VCSEL	FP Laser	$S_i MZI$	$S_i$ Ring
	[70]	[71]	[72]	[63, 73]	[68, 69]
Power ( <i>fJ</i> /bit)	600000	180-450	90000	500	400
Signal Integrity	Poor	Marginal	Marginal	Excellent	Marginal
Temperature Range	Large	Medium	Medium	Large	Small
Optical Wavelength	N/A	medium	Narrow	Wide	Narrow
Reach	55m	100m	220m	Long	Medium
Optical Fiber	N/A	MMF	MMF	SMF	SMF
Size	Small	Medium	Medium	L=0.2-5mm	R=10μm

Table 2.3: Comparison of different link technologies with silicon photonic modulator

which make them still not good enough for long distance, high data rate and sub-pJ/bit applications. It is for these reasons that the group of CISCO proposed to develop a high performance optical modulator in silicon photonic technology. Since the MZI modulator demonstrates a broad operation wavelength range, high thermal stability, and excellent signal integrity, it is the best candidate for the optical structure of this project. In the MZM, the SISCAP configuration is selected as our electrical structure because of its superior performance.

The topic of this thesis research mainly focuses on an important aspect of the project, i.e. two major performance enhancements: speed and power. On the speed side, our target is to achieve 40Gb/s OOK operation with single wavelength of laser within a single fiber strand. On the power consumption side, we are trying to cut the modulation power to less than 5pJ/bit without the need for ring resonators or DWDM and less than 300fJ/bit for short distance data bus applications. In the mean time, a comprehensive model of the optical device is developed to precisely predict the behaviors of the modulator and catch any potential issues before fabrication.

# 2.7. Summary

The chapter first briefly reviews the history of interconnect followed by the comparison of 3 major link technologies. Then, the focus shifts to optical interconnect by introducing the basic light property, material's physical effect with light. Next, different optical modulators

are presented and compared with emphasis on the novel silicon photonic modulators. Finally, the optical and electrical structures of the modulator used by this research work are selected which are SISCAP and MZI, respectively.

# CHAPTER 3 : SISCAP MZM Model

Simulation, being heavily used in modern VLSI design, can significantly reduce the R&D cost and time to market, which are the keys to a successful semiconductor company. By taking advantage of simulation, not only design issues can be found before the expensive mask making process, but also the chip performance can be optimized for many iterations without even touching the real hardware.

The same methodology also applies to the optical transmitter design, where the simulations are dealing with both photons and electrons because the optical transmitter is usually composed of an optical modulator and an electrical driver.

On the optical side, just like the transistor, efforts are spent to make sure that this device is very small, broadband - capable of operating at very high speed and also dissipate very small amount of power. However, trade-offs must be made among other design parameters such as OMA and ER. Non-ideal factors introduced by loss, mismatch, process variations must also be considered. On the electrical side, existing SPICE simulator is already proven to be excellent. The major concern is to not overlook any small parasitics. For example, at frequency 10GHz and above, even several fF capacitance matters.

Traditionally, both devices are designed and simulated separately with different tools since they are characterized by different parameters. For the optical device, where the electromagnetic field is of more concern, a 2-D or 3-D field solver working with Maxwell equations is frequently used. For the electrical driver, where designers care more about the voltage and current, a SPICE circuit simulator [74], using the lumped model approximation of Maxwell equations, is the best choice which is faster and more efficient. However, as the complexity of optical transmitter keeps increasing, the coupling between the two parts becomes tighter. This coupling between the driver and the modulator is even tighter in silicon photonic where both the electrical and optical devices are potentially to be integrated into one small die. On one hand, the parasitic RC of the modulator influences the electrical
bandwidth as well as the design constraints of the driver. On the other hand, any small change such as jitter or overshoot on the electrical signal may cause a performance hit on the optical output. In short, both devices must be carefully co-designed and simulated together to get the best estimation of the transmitter behavior.

To guarantee a reliable simulation result, accurate modeling of all the devices is critical. Since components in the optical modulator are mostly passive, and the electrical driver in general has more functional blocks, a better approach is to create a SPICE model for the modulator and run circuit type simulations.

This chapter focuses on creating an accurate circuit model of the SISCAP based MZM in both chip level and block level. The basic structure, operation theory and major performance of SISCAP MZM will be first introduced. Then, the physics dominating the modulator behavior will be explained in detail. Theoretical analysis on the electrical and optical characteristics will be performed as well. Finally, the circuit model of SISCAP MZM will be presented followed by the simulation and experiment result.

# 3.1. SISCAP MZM Overview

#### 3.1.1. Structure Detail

The simplified diagram of MZM, utilizing the SISCAP structure, and the cross section of the SISCAP [64] are shown in Figure 3.1. This structure was originally proposed and patented by Lightwire, Inc (acquired by CISCO Systems in 2012) in 2003 [75]. In this MZM, various optical components are formed utilizing portions of the SOI layer and applying widely available SOI CMOS processes (e.g., patterning, etching, doping). The key building blocks of the MZM are the two modulation arms (left and right) formed by SISCAP structure less than 1mm long. The SISCAP is fabricated by depositing a p-type polysilicon electrode (POLY) on top of an n-type silicon electrode (SOI) which is sitting above a SOI substrate. The thickness of each silicon electrode is less than  $0.5\mu m$  [76]. A very thin layer of  $S_iO_2$  (on the order of several nanometers), serving as the electrical isolator, is inserted between

the two silicon electrodes. There is some overlap between the electrodes which is the main region for light to propagate. The whole structure is surrounded by  $S_iO_2$  which creates a high RI contrast waveguide confining the light in the middle as denoted by the shaded region. The skew in the two electrodes creates a unique feature of SISCAP compared to other modulator technologies. This feature is that the light in SISCAP is strongly confined in both horizontal and vertical directions, while in MOSCAP or P-i-N structures the light confinement is weak in vertical direction. Metal contact is deposited on each end of the electrode which are doped heavily to form good ohmic contact. By applying external electrical modulation signals to these contacts, the optical property, for example refractive index, of SISCAP can be modified.



Figure 3.1: (A)Diagram of SISCAP based MZM. (B)Cross section of SISCAP structure (Courtesy of CISCO).

Because its manufacturing steps are highly compatible with existing CMOS technologies, SISCAP has the potential to scale as technologies advance to finer process nodes which usually have better performance. Also due to this compatibility, the electrical driver, as well as other analog or digital circuits, can be seamlessly integrated with the optical modulator. Although 45nm SOI CMOS has been commercially available for years, the current SISCAP is still fabricated using 130nm SOI CMOS process. The reasons for this choice is, the optical performance is sufficient to support 40Gb/s operation. The performance boost by switching to finer technology is not necessary when considering the high cost related to the new process.

The SISCAP interacts with light mainly through the free carrier effect where injected charges change the optical waveguide's refraction index (RI) which introduces attenuation and phase shift to the light. Since the overlap of the electrodes forms a parallel plate capacitor, the carrier density and hence the RI change can be modeled through the overlap capacitance which is both voltage and frequency dependent. The high frequency response of this capacitance versus applied voltage, very similar to that of a MOS capacitor, is plotted in Figure 3.2.



Figure 3.2: SISCAP high frequency capacitance versus applied voltage.

Two regions are shown in the transfer curve: depletion region and accumulation region. Different from other electrical structures such as PN junction or P-i-N diode for optical modulator, SISCAP has the ability to work at both regions for different applications. In the depletion region, because the capacitance is relatively constant as a function of voltage, the RI change is linearly proportional to the external voltage which is desired for analog applications where linearity is important. On the other hand, for applications requiring high speed and larger RI change, the accumulation region is the best choice since the capacitance curve is sharp and carrier density change dominated by the majority carrier dynamic in this region is much faster. When the bias voltage further decreases, the C-V curve enters a third region, the inversion region, where the carrier polarity flips. In inversion region, the high frequency capacitance is similar to the depletion region because the response time is also governed by the minority carrier lifetime. Optical modulators seldom work in the inversion region because it requires higher drive voltage, with no performance improvement.

## 3.1.2. SISCAP MZM Operation Principle

The operation of SISCAP MZM (Mach-Zehnder Modulator) is based on Mach-Zehnder interferometer (MZI) which was conceived more than 100 years ago. In a MZM, two coherent light waves with different phase superimpose on each other resulting in different output intensity.

Assume the input laser beam in Figure 3.1(A) is split into two equally powered parts with identical phase and entering the two arms with length z. The electric field in each arm after propagating to the end of the arms can be written as

$$\mathbf{E}_{\mathbf{L}} = \mathbf{E}_{\mathbf{0}} \mathbf{e}^{j(\mathbf{k}_{\mathbf{L}}\mathbf{z}-\omega\mathbf{t})}$$
(3.1)

$$\mathbf{E}_{\mathbf{R}} = \mathbf{E}_{\mathbf{0}} \mathbf{e}^{j(\mathbf{k}_{\mathbf{R}}\mathbf{z} - \omega \mathbf{t})}$$
(3.2)

Where  $k_L$  and  $k_R$  are the propagation constants (See Equation (2.6)) of the two arms. With different external perturbations, usually induced by electric voltage or heat, the propagation constants will change accordingly resulting in a different phase of the electric field at the end of the arms. If the phases are  $\phi_L$  and  $\phi_R$  in the left and right arm, the output electric

field can be expressed as

$$\mathbf{E}_{out} = 2\mathbf{E}_0 \cos \frac{\Delta \phi}{2} \mathbf{e}^{j(\frac{\phi_{\mathbf{L}} + \phi_{\mathbf{R}}}{2} - \omega \mathbf{t})}$$
(3.3)

where  $\Delta \phi = \phi_L - \phi_R$ . From (3.3), it can be seen that the output electric field is proportional to  $\cos \frac{\Delta \phi}{2}$ . Thus, the output optical power can be written as

$$\mathbf{P_{out}} \propto \cos^2 \frac{\Delta \phi}{2} = \frac{1 + \cos \Delta \phi}{2}$$
 (3.4)

which is a raised cosine function of the phase difference  $\Delta \phi$ . The output power with respect to  $\Delta \phi$  is plotted in Figure 3.3.



Figure 3.3: Output optical power transfer curve in SISCAP MZM.

When  $\Delta \phi = 2n\pi(n = 0, 1, ...)$ , the output power reaches its maximum. When  $\Delta \phi = (2n + 1)\pi(n = 0, 1, ...)$ , the output power is minimum. Practical MZM usually works between these two ideal points. For a binary intensity modulator or OOK, the output powers representing digital '0' and '1' are marked in Figure 3.3. In general, the MZM is working in a differential manner to minimize the chirp effect. Thus, the to arms are biased, usually through the TO effect, at the middle of the output intensity curve which is referred to as "Quadrature Point".

Besides binary operation, this MZM can also generate multiple level output or PAM-N where N is the number of output levels. The PAM-N can be realized by either using an analog DAC or by cascading multiple segments of SISCAPs [77]. The detail of these configurations will be discussed in Chapter 4.

#### 3.1.3. Driver and Driving Scheme

The electrical driver is the bridge between the data stream and the optical modulator. It must provide broad operation bandwidth and large enough voltage levels required by the modulator. Otherwise, the link performance such as distance or BER will be degraded. Various driver topologies can be implemented to meet the specifications of different modulator technologies. The drivers can be either single-ended or differential when considering the number of outputs. While considering the amplitude, they can be either linear driver or limiting driver. When considering the signal type, they can be either current mode logic (CML) or CMOS.

Silicon MZMs made with electrical structures other than SISCAP usually require a transmission line driver because of their large size (on the order of multiple millimeters). Their size is too large compared to the signal wavelength in the modulator such that the lumped model assumption is no longer valid. On the contrary, for SISCAP MZM, because of the high modulation efficiency, the length of the MZI arm can be made less than  $500\mu m$  which makes the lumped model driver possible. As a result, a simple CMOS inverter with only two transistors can be used for the driver. The power saving of using CMOS driver compared to the transmission line driver is huge: there is no static power consumed with CMOS and the power hungry 500hm termination resistor in the transmission line driver is no longer needed.

The SISCAP MZM can be driven by the inverters in several different ways as shown in Figure 3.4 [78]. In this diagram, the SISCAP arm is represented by a capacitor although the real model is more complicated.

In the differential driving scheme(Figure 3.4(A)), depending on the data (D and  $\overline{D}$ ), the voltage across the SISCAP is either +VDD or -VDD where VDD is the supply voltage of the inverter. For example, if VDD=1.0V, the voltage across the SISCAP will be  $\pm 1.0V$ . The device can be operated at relatively high frequency in this configuration because the



Figure 3.4: (A)Differential driving of SISCAP MZM. (B)Common-poly driving of SISCAP MZM. (C)Asymmetric poly driving of SISCAP MZM.

equivalent loading capacitance is smaller seeing by the push-pull driver. But the maximum speed is still limited by the slow recombination process in silicon. However, its modulation efficiency is not good since the small and constant capacitance in the depletion region (normally below 0.7V) as shown in Figure 3.2. Due to its small capacitance, SISCAP will introduce very little carrier density change, and in turn, the RI change. In addition, the phase changes nonlinearly in the depletion region which will lead to asymmetry RI change in the differential structure and cause significant chirp issue. Furthermore, the driving voltage is determined by the supply of the inverter which doesn't have the flexibility to change for a given process.

In the common-poly configuration(Figure 3.4(B)), the poly electrode of each arm (VpolyL and VpolyR) is connected to a common voltage, VPOLY, with the other electrodes connected to the inverter's outputs driven by D and  $\overline{D}$ , respectively. This configuration has the flexibility to change the bias point of the SISCAP. For example, when VPOLY=3.0V, inverter VDD=1.0V, the voltage across SISCAP is 2.0V or 3.0V. The advantages of this configuration are:

1. The SISCAP is biased in the accumulation region which has fast transition speed and large phase modulation efficiency and hence increased OMA resulting from the steep CV curve (see Figure 3.2).

- 2. The chirp issue is mitigated by the more linear phase modulation behavior in the accumulation region.
- The bias point can be independently adjusted through voltage VPOLY as long as the gate oxide of the SISCAP doesn't break down. Thus, the modulation efficiency and chirp behavior can be adjusted for different tradeoff concerns.

The the poly electrode of each arm can also be connected to different voltages VL and VR resulting in the third driving scheme, asymmetric poly driving(Figure 3.4(C)). This configuration is similar to the common-poly driving scheme with the exception that the poly voltage of each arm can now have different values. This configuration allows dynamical control of the chirp behavior by adjusting the voltages VL and VR [78].

In this work, the common-poly driving scheme is implemented because its better performance and simplicity.

## 3.1.4. Performance

Silicon optical modulators utilizing the SISCAP structure are compact, high speed, and low power. One particular advantage of the SISCAP MZM is that it can be driven by low power digital CMOS circuits directly, which greatly simplifies the driver design and significantly reduces the power consumption compared to  $LiNbO_3$  modulators. The differential configuration of MZI is also temperature insensitive and can handle large optical power, an attractive feature for long-haul applications. Besides, the mature CMOS fabrication process also guarantees high yield and long term reliability.

Modulator running at 10Gb/s with almost 9dB ER and 56% mask margin has been successfully demonstrated [64]. The reported device is only  $800\mu m \times 15\mu m$  in size and driven by CMOS inverters with 1.2V supply. The modulation efficiency,  $V_{\pi}L$ , is  $0.2V \cdot cm$  which is further improved to  $0.13V \cdot cm$  [65]. Because of this high efficiency, SISCAP MZM with less than  $500\mu m$  with driving voltage of less than 1.0V is possible. Although data rate of

only 10Gb/s is demonstrated, the intrinsic bandwidth is high enough to support 40Gb/s operation. The modulation power is 3mW/Gb which translates into an energy efficiency of 3pJ/bit. This modulator also exhibits very small chirp. The reported dispersion penalty is less than 0.1dB for 50km SMF without any optical amplifiers such as EDFA. As a comparison, the typical value of dispersion penalty of an optical modulator is around 1.5dB [79].

# 3.2. SISCAP Characteristics

In this section, physical principles and keys parameters related to SISCAP is discussed. Simple derivations of these parameters using analytical equations are performed. Simulation results using both 2-D and 3-D EDA tools are also presented.

## 3.2.1. Physical Effects in SISCAP

SISCAP, like other silicon photonic devices, relies on the physical effect of silicon to interact with light. Because of its centrosymmetric crystal structure, silicon doesn't exhibit linear EO effect, the Pockels effect. The silicon's quadratic EO effect, the Kerr effect, evaluated experimentally by Soref and Bennett is quite small ( $\Delta n_R$  is  $10^{-4}$  for an external electric field of  $10^5 V/cm$ ) that can not be utilized to effectively modulate the light [80]. By the same authors, the EA effect, or the Franz–Keldysh effect, is also evaluated which is on the same level. The refractive index change  $\Delta n_R$  is only  $1.3 \times 10^{-4}$  at  $1.07 \mu m$  for an external electric field of  $10^{-4} V/cm$ .

On the other hand, the absorption coefficient  $\alpha$  is strongly influenced by the free carrier plasma effect which is related to intra-band transition of silicon atoms. Then, from the Kramers-Kronig relation(see Equation (2.26)), the index change  $\Delta n_R$  can be obtained. The free carrier change can be induced by either injection or removal of charges in a silicon sample. According to the Drude model [81], the absorption coefficient change due to carrier density variation is given by

$$\Delta \alpha = \frac{e^3 \lambda_0^2}{4\pi^2 c^3 \epsilon_0 n} \left(\frac{N_e}{\mu_e (m_e)^2} + \frac{N_h}{\mu_h (m_h)^2}\right)$$
(3.5)

where *c* is the velocity of light in vacuum; *n* is the refractive index; *e* is the electronic charge;  $N_e$  and  $N_h$  are the electron and hole density, respectively;  $m_e$  and  $m_h$  are the effective masses of electrons and holes, respectively;  $\mu_e$  and  $\mu_h$  are the electron and hole mobility, respectively;  $\epsilon_0$  is the permittivity of vacuum; and  $\lambda_0$  is the light wavelength in free space.

Soref and Bennett also derived the universally adopted empirical models of  $\Delta \alpha$  and  $\Delta n_R$  at different wavelengths which are based on the results from various research literatures [80]. From their work,  $\Delta \alpha$  and  $\Delta n_R$  at  $\lambda = 1310nm$  are determined by

$$\Delta \alpha = \Delta \alpha_e + \Delta \alpha_h = 6.0 \times 10^{-18} \Delta N_e + 4.0 \times 10^{-18} \Delta N_h$$
(3.6)

$$\Delta n_R = \Delta n_{Re} + \Delta n_{Rh} = -[6.2 \times 10^{-22} \Delta N_e + 8.5 \times 10^{-18} (\Delta N_h)^{0.8})]$$
(3.7)

At  $\lambda = 1550m$ , they can be expressed as

$$\Delta \alpha = \Delta \alpha_e + \Delta \alpha_h = 8.5 \times 10^{-18} \Delta N_e + 6.0 \times 10^{-18} \Delta N_h \tag{3.8}$$

$$\Delta n_R = \Delta n_{Re} + \Delta n_{Rh} = -[8.8 \times 10^{-22} \Delta N_e + 8.5 \times 10^{-18} (\Delta N_h)^{0.8})]$$
(3.9)

The injection of free carriers, no matter electrons or holes, results in a decrease in refractive index. Assume  $\Delta N_e = \Delta N_h = 1 \times 10^{18} cm^{-3}$ , then  $\Delta n_R = -3.0 \times 10^{-3}$  at 1550*nm*. This is more than an order of magnitude larger than the changes due to the electric field effects described earlier.  $\Delta n_R$  can be further increased by doping the silicon heavily. In addition, the speed of carrier density change is usually fast. Thus, SISCAP MZM, as well as other silicon based modulators is primarily using this effect to control the light.

There is another important effect in silicon, the thermo-optic (TO) effect. The TO coefficient in silicon is experimentally measured by Cocorullo [82] and the result is interpolated and fitted using the equation

$$\frac{dn}{dt} = 9.48 \times 10^{-5} + 3.47 \times 10^{-7} \times T - 1.49 \times 10^{-10} \times T^2(K^{-1})$$
(3.10)

where T is the absolute temperature. This model is valid from room temperature to 550K

and is not affected by doping level. The refractive index change is positive with temperature. At room temperature (T=300K), the TO coefficient  $\frac{dn}{dt}$  is  $1.85 \times 10^{-4}$ . If the temperature increases by 6°*C*, then  $\Delta n_R = 1.1 \times 10^{-3}$  which is large. The temperature change is a slow process, on the order of milliseconds, which limits the application of TO effect in high speed modulation. However, due to its large value, the TO effect can be an effective method for DC tuning such as biasing the SISCAP MZM to the quadrature point(Figure 3.3).

# 3.2.2. Carrier Concentration

Since the SISCAP functions by carrier density change, a deep understanding of how carrier concentration varies and distributes under the influence of electric field is essential.



Figure 3.5: SISCAP electrical structure.

The electrical structure of SISCAP as given in Figure 3.5 is very similar to an MOS capacitor, that is, the overlap of the two silicon electrodes (POLY and SOI) creates a parallel plate capacitor. They only differ from the top electrode (gate) material. When the applied voltage Va varies, the electric field move the charge in and out of the silicon electrodes. Because of the doping, the electrode exhibits low resistivity compared to the intrinsic silicon without doping. Thus, the carriers, electrons and holes, are mainly concentrated in the overlap region along the gate oxide as drawn in Figure 3.5. Since the gate oxide film is very thin, from 1.5nm to 5nm in major process nodes, the carrier density in the overlap region is extremely high. The energy band diagrams of SISCAP along the x-axis in Figure 3.5 and the carrier distributions are plotted in Figure 3.6. Three bias conditions are given in the plot.



Figure 3.6: SISCAP band diagram at different bias conditions (not drawn to scale). (A) $Va = V_{FB}$ . (B) $Va > V_{FB}$ . (C) $Va < V_{FB}$ 

When  $Va = V_{FB} > 0$  (Figure 3.6(A)), where  $V_{FB}$  is called flat-band voltage, the energy bands ( $E_C$  and  $E_V$ ) are flat at both  $S_i - S_iO_2$  surfaces. When the energy band is flat inside silicon, the electric field in silicon and gate oxide are both zero. The flat-band voltage is determined by the difference of the Fermi levels ( $E_F$ ) in POLY and SOI

$$V_{FB} = \Psi_{SOI} - \Psi_{POLY} \tag{3.11}$$

where  $\Psi_{SOI}$  and  $\Psi_{POLY}$  are the semiconductor work functions of SOI and POLY, respectively. For moderate doping levels,  $V_{FB}$  is usually around 0.7-0.9V. At the extreme case where both POLY and SOI are heavily doped (both of them are degenerative),  $V_{FB}$  equals 1.12V, corresponding to the band gap voltage of silicon ( $V_{BG}$ ).

When  $Va > V_{FB}$  (Figure 3.6(B)), the energy band on the POLY side is pushed downward if using SOI as a reference. The band in POLY and SOI are also bent. The result of this

band bending is the non-zero oxide voltages ( $V_{OS}$ ) and surface voltage ( $\phi_{SOI}$  and  $\phi_{POLY}$ ). In SOI, because  $E_C$  is closer to  $E_F$  at the surface than in the bulk, the bulk electron concentration  $n_0 = N_d$  is smaller than the surface electron concentration  $n_s$  which can be written as

$$n_s = N_d e^{-q\phi_{SOI}/kT} \tag{3.12}$$

In general,  $n_s >> N_d$ , which implies the number of electrons is large at or near the  $SOI - S_iO_2$  surface. The same derivation also applies to the POLY while electrons are replaced by holes and  $N_d$  is replaced by  $N_a$ , the bulk doping level in POLY. The high density charges along the oxide surface forms an accumulation layer and these charges are call the accumulation electrons and accumulation holes, respectively. The carrier density charge introduced by the applied voltage Va can be written as [62]

$$\Delta N_e = \Delta N_h = \frac{\epsilon_0 \epsilon_r}{q t_{ox} t} (Va - V_{FB})$$
(3.13)

where  $\epsilon_r$  is the relative permittivity of  $S_iO_2$ ,  $t_{ox}$  is the oxide thickness, t is the effective thickness of the charge layer.

When  $Va < V_{FB}$  (Figure 3.6(B)), SISCAP enters the depletion region, where the energy band diagram is bent the other direction compared to the  $Va > V_{FB}$  case. Thus, the carriers near the silicon surface will be drained out by the electric field because  $E_F$  is far away from  $E_C$  and  $E_V$  in SOI and POLY, respectively. The depletion region width can be expressed as [83]

$$W_{DEP\_SOI} = \sqrt{(2\epsilon_s \phi_{SOI})/(qN_d)}$$
(3.14)

$$W_{DEP_POLY} = \sqrt{(2\epsilon_s \phi_{POLY})/(qN_a)}$$
(3.15)

where  $\epsilon_s$  is the permittivity of silicon.

# **Optical Modulation Bandwidth**

Because SISCAP relies on free carrier effect, the optical modulation bandwidth is strongly affected by how fast the charge can be moved in and out of the central waveguide region.

Following analysis from [45], the optical modulation bandwidth is expressed as

$$f_{3dB} = \frac{1}{2\pi\tau} \tag{3.16}$$

where  $\tau$  is the carrier lifetime defined by the total recombination time of charged carriers when the external stimulation is removed.

In depletion region, the charge is dominated by minority carrier whose carrier life time is extremely long (in the range of  $1\mu s$  to 100ns for silicon) resulting in a very poor bandwidth. On the other hand, in accumulation region, the carrier modulation is achieved through electric field induced majority carrier movement. The speed of this movement is not limited by the recombination phenomenon and in general very high. The maximum modulation rate is thus only limited by the mobility of the majority carriers and how fast the electric field can be altered which is determined by the electric R and C.

The performance comparison and tradeoffs of silicon modulators based on minority carrier and majority carrier as well as thermal induced carrier are given in Table 3.1. It is clear that for fast speed modulator, the majority carrier method is preferred.

Property	Thermal	Majority Carrier	Minority Carrier
$\Delta n/l$ (Index change per unit length)	Moderate	Low	High
IL (Insertion Loss)	Low	Moderate	High
$t_{response}$ (Response time)	Slow(ms)	Fast(fs)	Moderate ( $\mu s$ )
P <sub>static</sub> (Static Power)	High	Low	Moderate
$V_{drive}$ (Driving voltage)	Medium	High	Low
$\Delta\phi$ (Modulation Polarity)	Negative	Positive	Positive

Table 3.1: Silicon photonic modulator tuning method tradeoffs

# 3.2.3. Electrical Parameter

As explained in previous section, the SISCAP is preferred to work in the accumulation region where the carrier density can be changed fast. Then, the modulation bandwidth SISCAP is primarily determined by its electrical parameters: C and R.

#### Capacitance

To the first order approximation, the SISCAP capacitances at low frequency and high frequency versus the applied voltage are plotted in Figure 3.7. The C-V curve looks the same as an MOS capacitor which is as expected. The two curves are only different in the inversion region ( $Va < V_{TH}$ ). At low frequency, the thermal equilibrium of the carriers is maintained at all times. On the contrary, at high frequency, the recombination-generation rate can not keep up with the electric field change. Thus, certain time is needed to generate the minority carriers in the inversion layer. Thermal equilibrium is therefore not immediately obtained which increases the depletion region width and hence reduces the effective capacitance. Fortunately, the capacitance in inversion region is not a major concern in this work because the SISCAP is mainly biased in the accumulation region.



Figure 3.7: SISCAP capacitance. (A)At low frequency. (B)At high frequency.

In accumulation region, the SISCAP capacitor is just the gate oxide capacitor with the value of  $C_{OX}$ . In the depletion region, the SISCAP capacitor is composed of three capacitors in series: the depletion layer capacitor in POLY,  $C_{DEP\_POLY}$ , the depletion layer capacitor in SOI,  $C_{DEP\_SOI}$ , and the gate oxide capacitor  $C_{OX}$  as shown in Figure 3.8. The total capacitance now becomes

$$C = 1/(\frac{1}{C_{OX}} + \frac{1}{C_{DEP\_POLY}} + \frac{1}{C_{DEP\_SOI}})$$
(3.17)

where

$$C_{DEP\_POLY} = \frac{\epsilon_s}{W_{DEP\_POLY}}$$
(3.18)

$$C_{DEP\_SOI} = \frac{\epsilon_s}{W_{DEP\_SOI}}$$
(3.19)

Combining Equations (3.14), (3.15), (3.18), and (3.19), the total capacitance can be calculated [83].



Figure 3.8: SISCAP capacitance break down. (A)In accumulation region. (B)In depletion region.

Real C-V relationship is much complex than the equation presented above. Doping level, temperature, oxide charge, and interface traps can all influence the capacitance. As  $t_{ox}$  becomes thinner in modern process, the quantum mechanical effect also needs to be considered. For these reasons, EDA tools are often used to predict the C-V behaviors. The simulation results of SISCAP's DC capacitance with different  $t_{ox}$  and doping levels are plotted in Figure 3.9 and Figure 3.10, respectively.

It can be seen from the plots that the C-V curve is strongly affected by  $t_{ox}$ . With thinner oxide, the curve in the accumulation region (Va > 0.7V) is much steeper. For the doping level, lightly doped silicon is preferred because it has a sharp transition. In addition, the optical attenuation is also smaller with low carrier concentration.

At high frequency, the inversion layer charge doesn't vary from its equilibrium value with the applied dc voltage. The high frequency capacitance therefore only reflects the small movement the charge in inversion layer and the charge variation in the depletion layer which is almost constant with voltage.

Beside the flattening in the inversion region, the C-V curve is further stretched out compared to the curve inFigure 3.9. This is because the modulation of surface potential by the applied voltage is less effective. When the modulation frequency keeps increasing, the



Figure 3.9: Simulated SISCAP C-V curve with different gate oxide thickness.

mobility of the carriers also reduces the effective capacitance because it takes some time for the carriers to travel the full length of the electrodes from the metal contact to the center overlap area.

# Resistance

To induce the carrier density variation, a large transient current must flowing into and out of SISCAP. Thus, the resistance of the silicon electrode plays an important role in determining the electrical bandwidth of the SISCAP MZM.

The resistivity in bulk silicon can be written as

$$\rho = \frac{1}{\sigma} = \frac{1}{q(\mu_n n + \mu_p p)}$$
(3.20)

where  $\sigma$  is the conductivity of silicon;  $\mu_n$  and  $\mu_p$  are the mobility for electrons and holes, respectively; *n* and *p* are carrier density for electrons and holes, respectively.

At low electric field, the mobility is influenced by the ionized impurities and acoustic phonons which will cause scattering of the carriers and hence reduce the mobility. The mobility,



Figure 3.10: Simulated SISCAP C-V curve at different doping levels.

whether  $\mu_n$  or  $\mu_p$ , is then expressed as

$$\frac{1}{\mu} = \frac{1}{\mu_{Impurity}} + \frac{1}{\mu_{Lattice}}$$
(3.21)

where  $\mu_{Impurity}$  is the mobility from ionized impurities and  $\mu_{Lattice}$  is the mobility from interaction with acoustic phonon of silicon lattice. Both mobilities show the temperature dependencies which are

$$\begin{cases} \mu_{Impurity} \propto T^{-\frac{3}{2}} \\ \mu_{Lattice} \propto \frac{T^{\frac{3}{2}}}{N_{Ionized}} \end{cases}$$
(3.22)

where  $N_{Ionized} = N_d^+ + N_a^-$  represents the semiconductor's total ionized doping concentration.

In order to increase the electrical bandwidth, the resistivity must be reduced by increasing the doping level. However, according to Equation (3.6), the loss will increase with higher carrier density, which is not desired. Tradeoffs must be made between loss and electric bandwidth. One mitigation plan is to use doping profile with lower doping level in the middle

waveguide region while for the electrode region close to the contact can be heavily doped.

#### 3.2.4. Simulation of SISCAP

Due to its complex nature, analytical solution of the SISCAP for the optical is hard to obtain. Simulation tools such as finite-difference time-domain (FDTD) are frequently used. FDTD simulation method will be introduced in this section to show how to model the complex structure both electrically and optically. The simulation result of FDTD will be given. Factors affecting the modulation efficiency such as doping, geometry and polarization will be discussed.

FDTD enables direct calculation of the carrier distribution and optical mode in a 3-D structure without overly simplified assumptions. Non-ideal factors such as mobility degradation, wavelength dependent loss, and anisotropic dielectric constants can be easily incorporated. Most of the critical parameters for high speed modulator such as modulation efficiency  $V_{\pi}L$ , insertion loss, and mode overlapping, can be determined from eigenmode computations.

Since the modulator works in two domains, the electrical domain and the optical domain, which are based on quite different principles, the simulation methodology is to run separate simulations and couple the results through some intermediate variables. The first simulation investigate the SISCAP's electrical behavior whereas the second simulation deals with the device's optical properties by incorporating the electrically induced silicon refractive index change derived from the first simulation. In the SISCAP modulator, the coupling is through the carrier density because the SISCAP mainly relies on the free carrier plasma dispersion effect to alter the light properties.

Flowing the signal flow, the simulation roughly contains three steps:

1. Simulate the carrier density across SISCAP at different bias voltage in the electrical domain

- 2. Post process the carrier density to get the refraction index change  $\Delta n_R$
- 3. Simulate the optical property change by adding  $\Delta n_R$  to the background  $n_R$  in he optical domain

For the electrical simulation, in order to describe complex carrier transport and distribution behavior sufficiently well, a range of models covering every aspect of these behaviors are required. In this work, the electron and hole distribution at different applied voltage (Va) is investigated using 2-D static drift-diffusion model where the electrons' and holes' behaviors are governed by Maxwell's equations, the charge continuity equations and Poisson's equations. The continuity equations is related to the evolution of charge transport. The solutions to Poisson's equations solve the changes of potential from local charge densities. From the carrier density, the DC capacitance of SISCAP can also be obtained.

FDTD method solves the physical equations based on small structures in space, called mesh. Smaller mesh size provides more detail and results in better accuracy but requires more computational resource and time. In this work, a variable mesh approach is utilized where areas of interest such as the central region are analyzed with small mesh while the others such as contact region are meshed with larger shapes but still provides enough accuracy.

In the post processing step, empirical equations (3.6), (3.6), (3.6), and (3.6) developed by Soref and Bennett [80] are used to bring the free carrier information into optical models. The loss coefficient change,  $\Delta \alpha$  and the refraction index change,  $\Delta n_R$  are calculated by subtracting the carrier density at zero bias condition from the values at each bias voltage on each mesh grid and then exported to the optical mode simulator.

Finally, in the optical simulation,  $\Delta n_R$  is imported and overlayed to the optical mesh to get the refraction index profile at each voltage. Then the eigensolver computes the optical mode, effective refraction index change  $\Delta n_{eff}$ .



Figure 3.11: FDTD electrical domain simulation results in SISCAP. (A)Electric field (V/cm). (B)Hole concentration ( $cm^{-1}$ ).(C)Electron concentration ( $cm^{-1}$ ).

The electric field and carrier density in SISCAP are plotted in Figure 3.11. The central overlap region has the maximum field as expected.

The optical modes at different wavelengths are drawn in Figure 3.12(A), (B). These plots clearly show that the maximum of the optical mode in located in the middle of the overlap region where the maximum charge density change happens. As a comparison, in the MOSCAP case (Figure 3.12(C)), there optical field peaks below the gate oxide where maximum carrier change occurs. The mode overlap between carrier concentration and optical field can be calculated using the approximation integral which relates the permittivity change to refractive index perturbation given by Kogelnik [84]. If assuming refractive index perturbation is within  $\pm 20nm$  vertically around the gate oxide, the overlap is about 12% compared to 1% in the MOSCAP modulator. This large overlap in SISCAP gives rise to a high modulation efficiency. The optical loss can also be calculated using the overlap integral of the optical modal field and the dopant concentration distribution.

From  $\Delta n_{eff}$ , the phase shift  $\Delta \phi$  for a given SISCAP length can be estimated by [85]

$$\Delta\phi = \frac{2\pi\Delta n_{eff}L}{\lambda} \tag{3.23}$$

where *L* is the SISCAP length and  $\lambda$  is the wavelength. The extracted phase shift at 1310*nm* is plotted in Figure 3.13.

From the  $\Delta\phi$ , the  $V_{\pi}L$  is easily obtained which varies from  $0.2V \cdot cm$  to  $0.7V \cdot cm$  in the above case. To be mentioned, the modulation efficiency is highly polarization dependent. Transverse electric (TE) mode has higher efficiency than transverse magnetic (TM) mode. This is because the electric field of light in TE mode is in the same plane as the external applied field. Thus, the interaction between them is much stronger.

# 3.3. Circuit Model of Optical IC

The SPICE circuit simulation model [74], being universally used by almost every circuit designer, has been proven very successful in the VLSI industry. With the aid of these models,



Figure 3.12: FDTD simulation result of the optical mode (electric field) in SISCAP and MOSCAP. (A)SISCAP with  $\lambda = 1310nm$ . (B)SISCAP with  $\lambda = 1550nm$ . (C)MOSCAP with  $\lambda = 1310nm$ 



Figure 3.13: FDTD simulation result of the phase shift in SISCAP.

the design efficiency has been dramatically improved. Circuit simulation can run very fast and the result predicted by these models is very accurate compared to the measurement data.

Although individual models have been developed for optical devices, the design of electrical drivers and optical modulators are still two separate processes. The reason for this, as explained in previous section, is because their working principles are quite different. A lot of research efforts has been spent on creating a unified model strategy so that both circuits and modulators can be simulated and optimized in the same software. Optoelectronic Systems Integration in Silicon (OpSIS) [86] developed by Luxtera is such a system supporting electronic-photonic co-design through the electrical equivalent model of photonics devices. The benefit of having SPICE like model for optical device is obvious. Designer can use the flow they are familiar with to design optical chips - add optical and electrical devices to the schematic, run simulation and optimize parameters, generate layout from the parameterized cell (PCELL), execute design rule check (DRC) and layout versus schematic (LVS), then tape out the design.

This section focuses on generating the SPICE compatible model of the optical modulator at all hierarchy levels, from basic building blocks such as SISCAP to the whole modulator. To mimic the real behavior, the model takes into account most of the non-ideal factors such as loss, parasitics, temperature dependency and coupling - both capacitive and magnetic.

# 3.3.1. Model Hierarchy

The top level circuit model of the optical modulator is given in Figure 3.14. The modulator IC model is mainly composed of three blocks: the lumped model of MZI, the on chip parasitic network consisting routing resistance and capacitance, the wire bond through which the drive signal comes.



Figure 3.14: Top level circuit model diagram of the SISCAP based MZI.

In the MZI model, there are two different types of signals: electrical and optical. The electrical path is treated the same as in an traditional analog circuit since all the signals in it are either voltage or current. The optical signal, on the other hand, can not be handled by SPICE simulator directly because it is characterized by many factors other than voltage or current. To circumvent this situation, two work-arounds are made. The first work-around is representing the light simply by two properties: amplitude of its electric field, E and relative phase,  $\phi$ . The accumulation of the phase is not important because MZI work by

the phase difference. Any phase larger than  $2\pi$  can be converted to  $0 \sim 2\pi$  without losing any information. The other properties such as polarization and wavelength are taken care of by other methods and not shown along this signal path. The second work-around is treating all the electric field and phase of light as floating numbers going through a hyperwire. The hyper-wire only carry these two types of signals and can not be connected directly to other circuit components like resistor or capacitor since the signal in it is not a voltage or current.

The modulator model is created in a hierarchical manner, the same as its circuit counterpart. Based on the model diagram, the model hierarchy is created and shown in Figure 3.15.



Figure 3.15: Model hierarchy created in this research.

Starting from the optical IC top, there are three components: MZI, bond wire and on-chip parasitics. The first component process both electrical and optical signals whereas the latter two only work with electrical signals. The MZI is further made up of three cells: SISCAP\_RF for the high frequency modulation section in the MZI arm, SISCAP\_DC for the DC bias point adjustment of MZI, and other auxiliary blocks such as passive waveguide, Y-splitter, and Y-combiner etc.

The model of SISCAP\_RF is partially based on the previous work done at Lightwire, where the capacitance and phase shift of SISCAP\_RF are described by two polynomials derived

from measurement data. This work enhances the accuracy of the previous model by adding parasitic R, L, C information to the optical device. Besides the parasitic components, the model also incorporates the voltage and temperature dependency. Geometry dependent information is also added which means the final model is almost fully parameterized. Thus, the user can simply set the size, doping, voltage and etc to get the devices performance simulated. This is an enhancement to an existing Lightwire model and makes the model more complete.

# 3.3.2. Model of MZI

On the optical IC, MZI is the only device manipulating light. At this level, the MZI model mainly focuses on the interconnection of each blocks. The loss and phase are processed by the lower level model. The optical transfer function of MZI will be derived in this section.



Figure 3.16: Optical transfer function in the MZI structure.

A close examination of the MZI structure as drawn in Figure 3.16 reveals that it consists of a high frequency RF section, a low frequency DC section, a Y-splitter, a Y-combiner, and several segments of passive wave guide. The signal flowing from the left to the right is the laser represented by its electric field's amplitude and phase. Each of these components can be modeled as a black box, taking in the amplitude and phase signals, processing them with some transfer function as shown in the figure, and then sending the results to the output. The overall system transfer function can be written as

$$E_{out} = H_{YOUT} H_{DC} H_{RF} H_{YIN} H_{WG} E_{in}$$
(3.24)

where  $E_{in}$  is the amplitude of the input electric field.

Because there are only two branches in the MZI, a  $2 \times 2$  matrix can be used in each block's transfer function. The phasor technique, found in the study of sinusoidal electromagnetic waves, is adopted to simplify the derivation. With this technique, each element *A* in the transfer function matrix can be simply expressed by

$$A = A_0 e^{-\alpha + j\theta} \tag{3.25}$$

where  $A_0$  is the amplitude,  $\alpha$  is the loss coefficient representing the envelop of the amplitude, and  $\theta$  is the phase shift.

First, the light goes through is the Y-splitter. The function of a Y-splitter is to separate the input laser power and send them to the two MZI arms. The transfer function of the Y-splitter can be written as

$$H_{YIN} = \frac{1}{\sqrt{X+1}} \cdot \begin{bmatrix} \sqrt{X} & 0\\ 1 & 0 \end{bmatrix}$$
(3.26)

X is called split ratio which is the ratio of the output power between the two MZI arms. The split ratio ranges from 0 to  $+\infty$ . When X=1, the input laser power is equally distributed to the two output ports corresponding to the ideal 3dB splitter. X values other than one can be used to simulate the unbalanced case introduced by process fluctuation. The phase of the light is not changed in this device. The loss of Y-splitter is a constant value which can be lumped with other constant loss device later.

Then, the light enters the RF section where both of its amplitude and phase will be modulated through the high speed electric field carrying information. The transfer function of the RF section has the form of

$$H_{RF} = \begin{bmatrix} e^{(-\alpha_L + j\phi_L)} & 0\\ 0 & e^{(-\alpha_R + j\phi_R)} \end{bmatrix}$$
(3.27)

where  $\alpha_L$  and  $\alpha_R$  are the loss coefficient of the left and right RF section, respectively;  $\phi_L$  and  $\phi_R$  are the phase shift of the left and right arm, respectively.

After RF section, light passes through the DC section which will also induce loss and phase change, similar to the RF section. The difference is the loss and phase is in general fixed after the initial configuration. The transfer function of DC section is

$$H_{DC} = \begin{bmatrix} e^{(-\alpha_{DCL} + j\Phi_L)} & 0\\ 0 & e^{(-\alpha_{DCR} + j\Phi_R)} \end{bmatrix}$$
(3.28)

where  $\alpha_D CL$  and  $\alpha_D CR$  are the loss introduced by the left and right DC tuning section, respectively;  $\Phi_L$  and  $\Phi_R$  are the phase shift of the left and right arm, respectively.

Finally, the electric field and loss accumulated through all the previous devices are combined in the last component, the Y-combiner. This device sums the two phasors from the left and the right arms which, in optical terms, is called interference. The transfer function of the Y-combiner is

$$H_{YOUT} = \frac{1}{\sqrt{X+1}} \cdot \begin{bmatrix} \sqrt{X} & 1\\ 1 & -\sqrt{X} \end{bmatrix}$$
(3.29)

The output of the Y-combiner is a  $2 \times 2$  matrix whose (1,1) element is the phasor of the final electric field  $E_{out}$ . Knowing  $E_{out}$ , the laser power is readily calculated by

$$P_{out} = |E_{out}|^2 (3.30)$$

Now, let's consider the background loss overlooked in the previous transfer functions. Losses in our planar waveguide structure primarily come from three sources: absorption, scattering, and radiation. The absorption loss mainly originates from free carrier absorption and semiconductor band edge absorption. The former one has been explained earlier in the free carrier effect. The latter one occurs when photons' energy is greater than the band gap energy of silicon which, when translated into wavelength, is about  $1.1\mu m$ . Since majority optical links only work at either  $1.31\mu m$  or  $1.55\mu m$ , the loss caused by band edge absorption is not significant, usually around 0.004 dB/cm at  $1.55\mu m$  [87].

Scattering in an optical waveguide may also come from two sources: interface scattering and volume scattering. Interface scattering is caused by surface roughness. Volume scattering is due to the bulk material imperfections which could be the crystalline defects, voids, or contaminant atoms. For a mature process, loss from volume scattering is very small.

The radiation in a well designed straight waveguide is negligible. However, when there is a curvature in the waveguide such as in the Y-splitter, angle of incidence may change at the waveguide wall, which may in turn result in some radiative loss.

All the losses except for the free carrier absorption loss are relative constant. In this work, all these constant background loss in the Y-splitter, Y-combiner and waveguides, as mention previously, are lumped into one transfer function of the waveguide and expressed as

$$H_{WG} = e^{-\alpha_{WG}L_{WG}} \tag{3.31}$$

where  $\alpha_{WG}$  represents the loss coefficient per unit length and  $L_{WG}$  is the total waveguide length. Losses in SOI waveguides are typically in the range of 0.1-0.5dB/cm [56].

#### 3.3.3. Model of SISCAP

The SISCAP is the most complex component in the optical modulator. It handles both electrical and optical signals. A simplified diagram of SISCAP showing all the electrical components is given in Figure 3.17.

Electrically, the SISCAP is nothing but a series of lumped resistors and capacitors. These



Figure 3.17: Electrical model of SISCAP created in this research.

R and C include the fixed resistors  $RP_{FIX}$  and  $RN_{FIX}$  in the electrode away from the center region, the variable resistors  $RP_{VAR}$  and  $RN_{VAR}$  in the center overlap region, and the voltage dependent gate capacitor C(V).  $RP_{FIX}$  and  $RN_{FIX}$  model the silicon electrodes' bulk resistances which normally don't change with the applied voltage, Va.  $RP_{VAR}$  and  $RN_{VAR}$ , on the other hand, demonstrate some voltage dependency because they are close to the center region where the carrier density changes significantly with Va and hence influences the resistivity. C(V), as discussed in Section 3.2.3, relies strongly on the bias voltage.





All the fixed resistors can be modeled by the resistivity and geometry both of which are easily obtained for a given process and design. Temperature coefficient is also added to increase the model accuracy. However, deriving the analytical model of those voltage dependent components is not that straight forward. They are influenced by multiple factors such as doping level, switching frequency, and physical size etc, not to mention the voltage and temperature. For these reasons, their models are created based on measurement data under real conditions. The measurement result, usually collected at discrete conditions, are fitted with a high order polynomial to interpolate the missing data points. Then, this polynomial serves as a lower level function to be called by the final model with additional constraints such as size, temperature, or doping level appended. The measured SISCAP capacitance and the result from curve fitting are compared in Figure 3.18. Usually, higher order polynomial has less fitting error. However, the interpolation result deviates quickly from the expected values when the variable of the polynomial exceeds the measurement range, as can be observed from the simulated curve in Figure 3.18.

When considering the optical structure, SISCAP needs to model two parameters: loss and phase shift as mentioned in previous section. Since both parameters are determined by the free carrier density change, a coupling variable must be chosen to connect the electrical domain and optical domain, a similar situation as in the FDTD simulation. Not like in the FDTD simulation where carrier density is available, the circuit simulator only provides voltage and current. Without other options, voltage signal is selected as the bridge between the two domains.

Due to the same complexity as in the modeling of variable resistors and capacitors, an identical approach is applied to model the attenuation and phase shift in optical domain. The measured attenuation and phase shift are plotted in Figure 3.19 along with their curve fitting results.

To conclude this section, the model of DC section is briefly introduced. Since the purpose of DC section is to introduce a fixed phase shift in order to bias the output power at the quadrature point (See Figure 3.3), its model can be simplified by combining a background loss with 0 phase shift on one arm and  $\pi$  phase shift on the other arm.



Figure 3.19: Measurement result and curve fitting comparison. (A)SISCAP attenuation vs voltage. (B)SISCAP phase shift vs voltage.



Figure 3.20: Transmitter connection diagram.

In this work, the optical modulator is wire-bonded to the electrical driver who is further wirebonded to the PCB (printed circuit board) as shown in Figure 3.20. There are more than 10 bond wires running different data patterns in parallel with only  $60\mu m$  distance between them. Each bond wire has a length from  $600\mu m$  to  $800\mu m$  depending on location. The accurate model of the bond wire parasitic is critical in this multi-gigahertz application since these parasitics not only impact the signal going through the same wire but also influence the adjacent circuitry through capacitive and inductive coupling.

In this work, the single bond wire is modeled as a self inductance  $(L_{self})$  in series with a self resistance  $(R_{self})$  as given in Figure 3.21. The capacitive coupling is modeled through the mutual capacitance  $C_{mutual}$ . The inductive coupling, or mutual inductance, is introduced by the coupling coefficient k. Because of the small separation between wires, the coupling coefficient is large even for wires  $120\mu m$  away. Thus, coupling coefficients between bond wires with distance of  $60\mu m$  and  $120\mu m$  are both captured.



Figure 3.21: Wire bond model.

3-D EM simulations are run to obtain the accurate value of each parameter. The simulation results are plotted in Figure 3.22. In the model, the parasitic values are parameterized with a table extracted from the plot.

# 3.3.5. Model of Routing Parasitic

The on-chip routing also adds significant parasitics to the electric signal path at high frequencies. If the trace is long and the surroundings are simple, it can be simulated by 3-D field solver as used in the bond wire modeling. This approach is not practical since in general, the routings are short and crowded. The routing R, L, C, K parameters are finally modeled by an S-parameter n-port model created from a 2.5-D field solver with acceptable accuracy but much faster than the full 3-D simulator.

# 3.3.6. Simulation and Experiment Result

By incorporating all the models described in this chapter, the whole chip simulation is run with the corresponding driver IC. The simulation results at different data rate are plotted with the test chip's measurement data in Figure 3.23. The comparison show our model is in good agreement with the measurement.



Figure 3.22: Simulation result of the bond wire model. (A)Self inductance and mutual inductance. (B) Skin depth and resistance for  $800\mu m$  long bond wire. (C) Mutual capacitance for different bond wire distance 'D'.


Figure 3.23: Simulated eye diagram (on the top) and measured optical eye diagram (on the bottom) at different data rate. (A)10Gb/s. (B)28Gb/s.

# 3.4. Summary

This chapter focuses on creating an accurate model of the SISCAP MZM. After introducing of the basic structure and operation principles of the modulator, fundamental parameters of SISCAP are presented and derived. Then, the circuit model which enables the codesign of optical modulator with electrical driver is proposed. Simulation results of major parameters are given which matches the measured data pretty well. The model presented in this chapter is extensively used in the optimization of the transmitter design for this work.

## CHAPTER 4 : Optical Transmitter Performance Optimization

In an optical transmitter, the overall system performance can be evaluated by many parameters. These parameters, as mentioned in Chapter 2, include modulation speed, power consumption, extinction ratio, optical modulation amplitude, chirp, and etc. In order to support the increasing demand in bandwidth originating from internet traffic, streaming video, and exa-scale computing, modulators must be able to operate extremely fast while still maintaining a very low power figure. This work mainly focuses on the modulator's speed and power optimization although other parameters are equally important. The chapter will start with an overview of the transmitter architecture. Then, the approaches to achieve maximum speed and reduce the power consumption will be discussed in detail. Finally, the measurement result will be presented to conclude the chapter.

4.1. System Architecture



Figure 4.1: System architecture of the proposed optical transmitter.

The system architecture of the proposed optical transmitter is given in Figure 4.1. The transmitter is composed of one electrical driver IC in 40nm CMOS and one optical MZM IC in  $0.13\mu m$  SOI CMOS. The driver IC receives 4 serial lanes of 10Gb/s electrical data and recovers the data by on chip logics. The digital logic then merges the incoming data into one 40Gb/s stream and sends them out through the MZI driver to the optical MZM which

is wire-bonded to the driver IC.

The reason of using two separate chips instead of one is not because of the technical difficulty of the fabrication. Actually, since the SISCAP MZM is fundamentally compatible with the prevailing CMOS process, the integration of MZM with the driver is readily achievable. The main reason of designing two chip is for the speed concern as explained below.

Because of its high efficiency, the SISCAP MZM can be made fairly small, which means its intrinsic bandwidth is very large. For example, with careful design, even using  $0.13\mu m$  process, the bandwidth can easily reach 20GHz which is capable of 40Gb/s modulation. Currently, the actual speed bottleneck, as can be seen in the following sections, comes from the electrical driver. Although the two-chip solution may potentially raise the cost, its advantage is obvious: the design can be quickly moved from 10Gb/s to 40Gb/s or higher data rate by just replacing the electrical driver by one that is fabricated in a faster process, when it becomes available. So the design work can be saved by just refining the electrical chip which may help reducing the system cost.

To make the system suitable for the major telecommunication and supercomputer application, the design must follow or at least be close to some industrial specifications. After some detailed comparisons, the IEEE802.3ba [88] 40Gb/s and 100Gb/s ethernet standard is chosen for this work.

The goal of the work is to demonstrate an optical modulator operating at 40Gb/s data rate with modulation energy less than 300 f J/bit. After some investigations, it is found that achieving both goal simultaneously is not a trivial task. Low power and high speed are usually competing goals for a well designed system. Making one better will inevitably degrade the other. This is the main reason why the input data is composed of four serial data streams at 10Gb/s instead of other combinations.

There are four primary methods to increase the bandwidth:

- 1. Run more fibers in parallel.
- 2. Multiplex multiple wavelengths into one fiber such as in DWDM.
- 3. Increase the signal frequency which is the most straightforward way.
- Encode more bits into one symbol which corresponding to the advanced modulation scheme such as PAM-4 and QPSK.

This work only explores the last two approaches because the first two methods can be easily implemented once the last two methods are successful. Thus, two optical modulation schemes, OOK and PAM-16, as well as the corresponding drivers and modulators are developed. Each scheme focuses on one of the two targets. Since the system involves in both optical design and electrical design, optimizations on both of them will be studied. The final goal now becomes

- For the OOK transmitter, achieve 40*Gb/s* transmission data rate using single fiber and single wavelength while keep the modulation energy, which is the energy reguired by the electrical driver to transmit 1 bit information, less than 5*pJ/bit*.
- 2. For the PAM-16 transmitter, reduce the modulation energy to less than 300 f J/bit for short distance data bus applications.

In addition to these objective specifications, the transmitter also needs to meet some requirements of the IEEE802.3ba standard. These requirements will be discussed with individual block's design.

## 4.2. Optical Modulator Performance Optimization

In this section, the approaches to improve the optical modulator's performance will be presented. Both bandwidth enhancement and power reduction methods will be covered. The trade-offs between different parameters are discussed. An advanced modulation scheme, PAM-16, is introduced. Further investigation is also done to resolve the nonlinearity and noise issues arising from this PAM-16 modulation. A novel method of doing on-chip polarization detection is proposed in the end.

### 4.2.1. Bandwidth Enhancement

Silicon modulator's intrinsic speed is limited by how fast the charge can be moved in and out of the active region where optical mode is strong. As explained in Chapter 3, SISCAP MZM is biased in the depletion or accumulation region where the charge density is controlled by external electrical field. Hight speed will be achieved when the device relies on majority carriers instead of minority carriers such as in the forward biased PN junction modulator. Thus, the intrinsic bandwidth of the optical modulator is extremely high, only limited by the RC time constant from the electrodes, and the electrical driver's capability of pumping current.

The electrical bandwidth of SISCAP can be written as

$$f_{-3dB} = \frac{1}{2\pi RC} \tag{4.1}$$

where R is the equivalent series resistance of the electrode between the two metal contacts and C is the equivalent capacitance of SISCAP(see Figure 3.14). Both components are voltage dependent as explained in Chapter 3.

The equivalent resistance R can be lowered by moving the contact closer to the center overlap region or using higher doping level in the silicon electrodes. However, if the contact is too close, the optical mode will partially extend to the heavily doped region under the contact which introduces significant optical loss due to free carrier effect. The higher doping has the same impact on the optical loss. Another approach to reduce R without incurring too much attenuation is to use a controlled doping profile [89], where the doping level is gradually reduced from the contact region to the center area, or from the top and bottom to the gate oxide. The main idea is to make the doping level inversely proportional to the optical intensity such that the absorption of light is minimized.

In SISCAP, the total capacitance is proportional to its length for a given overlap area and fixed gate oxide thickness. This implies a shorter device would have smaller capacitance and hence a larger bandwidth. Increasing the thickness of the gate oxide also results in smaller C, but the modulation efficiency will decrease which is not desired. Reducing the center overlap area also helps lowering the capacitance but the modulation efficiency and loss will be affected due to less confinement of the light in the horizontal direction.

In general, using a shorter device is preferable because it also implies less modulation power which will be discussed more in Section 4.2.2. However, in order to meet the specific standard, tradeoffs must be made to balance the performance among extinction-ratio (ER), optical modulation amplitude (OMA) and average output power  $P_{avg}$ . The measured ER, OMA and  $P_{avg}$  with respect to SISCAP length in four different designs are plotted in Figure 4.2. The designs are different in doping, overlap size, and contact spacing. In this plot, ER increases with SISCAP length while  $P_{avg}$  decreases with the SISCAP length. The OMA exhibits a quadratic form which is a combined effect of ER and  $P_{avg}$ . For longhaul application, where ER is more important, the SISCAP length should be longer. To compensate for the increasing loss, a high laser power can be used. For short reach application, where power is of more concern, shorter device is selected. In this work, SISCAP RF section has a length of  $480\mu m$ . Along with other optimizations such as contact space reduction and doping profile control, the simulated electrical bandwidth  $f_{-3dB} \approx 20GHz$ , which is capable of modulating light up to 40Gb/s.

The simulated 40Gb/s eye diagram using  $480\mu m$  SISCAP is shown in Figure 4.3. The device meets the speed target by showing a wide open eye. The double trace in this plot comes from the driver which has not been fully optimized yet, and the electrical channel, even in this case just a short bond wire  $800\mu m$  long.

To be noted, when designing the transmitter, every components along the signal path should be included to characterize the full channel. When the overall bandwidth is a limiting factor, showing up as inter-symbol interference (ISI), the equalization technique such



Figure 4.2: Measured SISCAP MZI characters versus MZI length for different doping levels, center overlap lengths, and contact to center spacings. (A)ER change with MZI arm length. (B)OMA change with MZI arm length. (C)Average optical output power change with MZI arm length.



Figure 4.3: Simulated optical eye diagram at 40Gb/s with  $480\mu m$  SISCAP RF section.

as feed-forward equalization (FFE) can be implemented [90]. FFE pre-distorts the TX signal to compensate for the channel loss which dramatically improve the system bandwidth. Thus, the receiver side can benefit from FFE with improved eye opening, power efficiency, data rate and sensitivity. Implementing FFE is fairly easy in the SISCAP MZM. The 1-tap FFE can be realized by adding an extra FFE segment in the MZI arm as shown in Figure 4.4. This segment, driven by a delayed and inverted version of the input signal, shifts the output power up and down for a given delay time. The FFE tap coefficients, determining how much distortion is added to the main signal, can be adjusted by using different FFE segment length, or more conveniently changing the FFE driver's supply voltage. This work doesn't implement the aforementioned FFE because from our simulation and test chip measurement, the system bandwidth is larger enough to sustain the 40Gb/sdata rate without any ISI problems.

Another potential problem in Figure 4.3 is the large rise and fall time which is about 17ps. In this work, all devices are operated based on the lumped model simplification which assumes it takes "zero" time for the electrical signal to be stable along the MZI arm. In



Figure 4.4: 1-tap FFE implementation in SISCAP MZM.

reality, light has a limited speed in silicon which is about  $0.88 \times 10^8 m/s$ . A quick calculation shows the total time for light to go through a 400 $\mu m$  silicon waveguide is about 4.5*ps*. If the electrical signal doesn't match the speed of light, the wave front of light, already existing in the MZI arm, will experience different phase shift and result in a longer rise and fall time as given in Figure 4.5. The traveling wave model has been studied by many groups.



Figure 4.5:  $\Delta \phi$  change in the MZM. (A)Without traveling wave matching. (B)With traveling wave matching.

A comprehensive model using chained S-parameter and progressively propagating EO

functions was created [91]. The 4.5ps rise time in Figure 4.5, compared to the total data period at 40Gb/s (25ps per bit), is large and can be a big issue at high data rate. Achieving velocity matching in SISCAP MZM is not as simple as in the MOSCAP or P-i-N junction based modulators where traveling wave electrodes are implemented [60, 62]. In SISCAP MZM, one possible solution to mitigate the velocity mismatch is to split the long SISCAP segment into multiple smaller pieces and drive them separately. Then, a small delay could be introduced to each driver to mimic the wave propagation behavior in a traveling wave electrode. However, generating a delay on the order of 1ps is extremely challenging with CMOS circuit. Any non-ideal factors, such as transistor mismatch, supply noise, process and temperature variation could incur a delay much larger than 1ps. For this reason, no velocity matching circuit has been designed in this work.



Figure 4.6: Measured OOK modulation eye diagram from the test chip. (A)32Gb/s PRBS7 electrical input. (B)32Gb/s PRBS7 optical output. (C)40Gb/s PRBS31 electrical input. (D)40Gb/s PRBS31 optical output.

To verify the architecture's capability, an optical test chip along with the corresponding electrical driver IC are fabricated. In the optical IC, various test structures are designed to characterize the optical components such as wave guide, MZI, and on chip parasitic R, L, and C. In the electrical IC, building blocks to control the laser source power, DC bias point of MZI, and temperature are also designed. These blocks can be reused in the final transmitter. Sensor circuits to measure light intensity and voltage are also developed. Digital synthesized logic that puts all these sense and control circuitries into a feedback loop is also on the same chip.

The measurement result of this test chip is plotted in Figure 4.6. The electrical inputs (Figure 4.6(A), (C)) are generated directly by a high speed pattern generator. The results show a wide open eye of the output laser signal running at 32Gb/s with PRBS7 data pattern. The power dissipation numbers match simulations - i.e. about 400mW (Total power including supporting circuitry), at room temperature. The data rate can even go up to 40Gb/s by stressing power supply voltage as shown in Figure 4.6(D). In the mean time, the optical structures with different parameters are tested to acquire the information for the accurate modeling.

#### 4.2.2. Power Reduction

The analysis of the power consumption is first conducted in this section to identify all the contributors. Then, methods to reduce the power are discussed. As a result, an advanced modulation scheme, PAM-16, is proposed.

### Power Consumption in SISCAP MZM

Power consumption is a critical specification in optical modulator design since it may influence chip temperature, power grid, link density, and long term reliability. Analysis shows the majority power other than laser source in the optical transmitter is consumed by switching the MZM on and off. A simplified circuit diagram showing both the SISCAP MZM and the driver is shown in Figure 4.7. In this diagram, the MZM loading is represented by



Figure 4.7: Simplified MZI driver diagram for power consumption analysis.

lumped R and C. The driver is a CMOS inverter consisting of a PMOS and an NMOS. Under such configuration, the power consumption can be roughly categorized into two groups: dynamic Power and static Power. The total power is

$$P_{TOTAL} = P_{dynamic} + P_{static} \tag{4.2}$$

Dynamic power mainly arises from two sources: switching power due to charging and discharging of the load capacitance, short circuit power due to "crowbar" current flowing from VDD to GND while switching. The switching power is proportional to the load capacitance, operating frequency and square of the supply voltage. The crowbar current should be zero if the input signal switches infinitely fast. However, due to parasitic RC, the input signal exhibits a finite slope. During this transition when  $V_{THN} < V_{IN} < (V_{DD} - V_{THP})$ , where  $V_{IN}$  is the input voltage and  $V_{THN}$ ,  $V_{THP}$  are the threshold voltage for NMOS and PMOS respectively, both transistors will be turned on and conducting current simultaneously. The short circuit power depends on the rise/fall time ( $t_{rise,fall}$ ) of the input, the supply voltage ( $V_{DD}$ ), and the switching frequency (f). The factors impacting dynamic power can be summarized as

$$P_{dynamic} = \begin{cases} P_{switching} \propto CV_{DD}^2 f \\ + \\ P_{crowbar} \propto t_{rise, fall} V_{DD} f \end{cases}$$
(4.3)

Static power is due to sub threshold leakage currents, source/drain junction reverse-bias current, and gate leakage current caused by tunneling effect. The parameters influencing static power can be summarized as [92]

$$P_{leakage} \propto \begin{cases} \frac{W}{L} \\ e^{-\frac{V_{TH}}{kT/q}} \\ 1 - e^{-\frac{V_{DS}}{kT/q}} \end{cases}$$
(4.4)

#### Advanced Modulation Scheme: PAM-16

For a given CMOS process, the threshold voltages of the transistors are fixed. The supply voltage, required by the SISCAP MZM, also has little room to reduce. Otherwise, the modulation efficiency will drop. The transistor size, working temperature and rise/fall time depend on the specification and can not be easily changed. Thus, the only knob left to reduce the power consumption is the switching frequency (symbol rate) - f, as can be seen from Equation (4.3) and (4.4).

Reduction in *f* is possible through advanced modulation schemes such as PAM-N and QPSK, as introduced in Section 2.2.2. Advanced modulation has been drawn considerable research attention in the past few years because it is a promising approach in reducing the system cost and complexity beside its high spectral efficiency [93]. Among all possible schemes, the PAM-N modulation is of particular interest for the SISCAP MZM because it can be easily implemented using a so-called segmented MZI configuration [94].

In order to generate multiple output intensity levels, prior optical modulators such as QAM-64 [38] typically employ a digital-to-analog converter (DAC) in the electrical driver. The DAC generates different analog signal levels to properly drive the modulator according to the digital input. For example, to generate 16 output levels, a 4-bit DAC should be employed. In SISCAP MZM, since the output intensity is proportional to the SISCAP length, the optical DAC feature can be realized directly by cascading multiple SISCAP segments [94] with very little change in the corresponding driver - same inverter structure with same supply voltage can be used. For example, in a PAM-16 modulator, there could be four SISCAP segments with their lengths in a binary code weighted manner where each segment is driven by its own inverter driver. This segmented structure can be applied to both PAM and PSK modulation schemes with any number of levels, subject only to other system constraints such as SNR, receiver complexity, and etc. The eye diagrams of PAM-2 (OOK), PAM-4 and PAM-16 are plotted in Figure 4.8.



Figure 4.8: Different PAM schemes. (A)PAM-2(OOK). (B)PAM-4. (C)PAM-16.

The power saving in PAM-N, while comparing with OOK (or PAM-2), comes twofold.

First, since the spectral efficiency (SE) in PAM-N is  $log_2N b/s/Hz$ , the symbol rate  $f_{PAM-N}$  becomes  $log_2N$  times smaller than the original symbol rate f. For example, if N=16, the SE is 4b/s/Hz and the symbol rate is 10GBaud/s for 40Gb/s data rate. Theoretically, from Equation (4.3), the switching power in PAM-16 is only 1/4 of the OOK with the same data rate.

Second, in PAM-N, a long MZI arm is broken into multiple segments while the total length is unchanged to maintain the same OMA. Shorter MZI segment has smaller capacitance which only requires small sized inverter as the driver. Thus, the leakage power can be reduced from Equation (4.4). Further more, due to the input data's random nature, not all the segments need to be switched simultaneously. As a result, the effective capacitance in Equation (4.3) becomes smaller which helps reducing the switching power further.

Aside from the big power savings, implementing PAM-N also has other benefits. Since the symbol rate in PAM-N is reduced by  $log_2N$  times, the circuit design now becomes much easier. This implies, with the same symbol rate, the data rate could be  $log_2N$  times higher. With the improved the SE in PAM-N, the channel spacing in a DWDM system can be further

reduced which also helps increasing the capacity.

The disadvantage of PAM-N mainly lies in the complexity for the receiver design. To detect multiple light levels, a linear transimpedance amplifier (TIA) must be employed which needs more design efforts than the limiting amplifier in an OOK link. Besides, an analog-to-digital converter (ADC) must be used to sample the input signal and convert them into digital data. Designing such an ADC working at more than 10Gsample/s sample rate is never a trivial task. The signal processing and clock and data recovery (CDR) also become significantly more complex. Whereas in the OOK system, the sampling job is simply done by a D flip-flop. All the above circuit changes may finally consume more power than the power savings from the transmitter. In addition, multiple levels result in a worse SNR performance and lead to increased BER. On the transmitter side, the free-carrier effect may incur phase dependent loss and cause unbalance to the two MZI arms if the segment structure and its driving sequence is not properly designed. Thus, design tradeoffs must be made in system level as well as in block level.



Figure 4.9: Implementation methods of PAM-16 with segmented SISCAP MZM: PAM-2 or OOK (top), binary code weighted PAM-16 (middle) and thermometer code weighted PAM-16 (bottom).

PAM-N modulation scheme, utilizing the aforementioned optical DAC feature, could be implemented in several different ways (Figure 4.9). The simplest form is to make the segment length binary code weighted. For example, in PAM-16 as shown in Figure 4.9, there are 4 segments in each MZI arm with lengths of *l*, 2*l*, 4*l*, and 8*l*. To obtain the same OMA in PAM-16 as in OOK, their MZI total length should be equal, which is 15*l* in the plotted case. The MZI can also be composed of 15 segments with identical length *l* which is called thermometer code weighted PAM-16. The digital data is mapped to the control signals of MZI using an encoding table as given in Table 4.1.

	Control of binary code	Control of thermometer code	
Input Data	weighted PAM-16	weighted PAM-16	
	MSB-LSB	Left-Right	
0	0000	000000000000000000	
1	0001	000000000000000000000000000000000000000	
2	0010	0000000000011	
3	0011	0000000000111	
4	0100	00000000001111	
5	0101	00000000011111	
6	0110	00000000111111	
7	0111	00000001111111	
8	1000	00000011111111	
9	1001	000000111111111	
10	1010	000001111111111	
11	1011	00001111111111	
12	1100	000111111111111	
13	1101	001111111111111	
14	1110	01111111111111	
15	1111	11111111111111	

Table 4.1: Encoding table for different PAM-16 implementations.

By going from binary code weighted segments to thermometer code weighted segments, further power saving can be achieved since the effective capacitance becomes smaller. Simulation results show an 82.5% and 88.8% power savings for binary and thermometer code weighted PAM-16 from OOK modulation. Theoretically, the power can be further reduced by increasing the number of levels at the expense of increased receiver complexity and small optical SNR due to the reduction of the eye height.

### **Enhanced Binary Code Weighted PAM-16**

In previously described PAM-16 modulation schemes, the amplitudes between adjacent optical levels are not equal due to the raised cosine transfer function of MZM as shown in Figure 4.10(A). With a linear change in the phase shift  $\Delta\phi$ , the amplitude difference between adjacent levels close to the middle is larger than that close to the top and bottom.



Figure 4.10: (A)Binary/thermometer code weighted PAM-N (N=8 in this plot). (B)Enhanced binary code weighted PAM-N (N=8 in this plot).

This nonlinearity is a serious problem for the receiver because the analog front-end and the CDR algorithm are all based on linear input. To resolve this nonlinearity issue, an enhanced binary code weighted MZI structure is proposed which features a transfer curve as given in Figure 4.8(B).

The implementation of the enhanced binary code weighted PAM-16 scheme is shown in Figure 4.11. An extra segment is introduced to the original 4-segment binary code weight-



Figure 4.11: MZM structure implementing the enhanced binary code weighted PAM-16 scheme.

ed MZI and the segments' lengths are not strictly binary weighted. The added segment introduces 1 bit redundancy to the DAC hence creating 32 levels. Numerical analysis is used to determine the best segment length where there are 16 levels out of the 32 levels that are the closest to the ideally equally spaced 16 positions. A digital encoder is also required to map the 4 bit input signals to the desired 5 output signals driving each segmen-

t. In addition to generating 16 output levels, by loading different encoder tables, PAM-2, PAM-4 and PAM-8 can also be realized using the same MZM design. To implement such programmable PAM transmitter, the encoder simply skips the unused levels in these three new configurations.

To better understand the working mechanism of this modulation scheme, an example showing enhanced binary code weighted PAM-4 is given in Figure 4.12. The 4 level-



Figure 4.12: PAM-N (N=4 in this plot) level position optimization. (A)Before optimization: the 4 levels are unequally spaced. (B)Using 3 SISCAP segments with random lengths to generate 8 levels. (C)After optimization: 4 levels with equal space are pick from (B) to get the final PAM-4.

s,  $A1 \sim A4$ , of a binary code weighted MZM are plotted in Figure 4.12(A). Due to the nonlinear transfer function from Equation (3.4), the level difference  $D_{A23}$  is larger than  $D_{A12}$  and  $D_{A34}$ . By introducing a third segment, 8 levels,  $B1 \sim B8$ , are created as shown in Figure 4.12(B). The total MZI length is still unchanged to have the same O-MA (A4 - A1 = B8 - B1). Now, because the 3 segments can have arbitrary length as long as their total length is the same, the middle 6 levels,  $B2 \sim B7$ , can be placed in any positions between B1 and B8. Among all possible length combinations, there must be one case where 2 levels, B4 and B6 in Figure 4.12(B), can be found at the same positions as C2 and C3 which split the total OMA into 3 equal parts ( $D_{C12} = D_{C23} = D_{C34}$ ).

The previous enhancement technique is based on the assumption that the noise power is the same for all levels. Thus, it focuses on how to get equally spaced output levels which will give the best BER performance. However, in some occasions, it is not the optimum from the system perspective. For example, when the optical link is shot noise limited, higher output levels demonstrate larger variation in intensity around its average value as depicted in Figure 4.13(A). As shown in Section 2.3.1, the photon shot noise is proportional



Figure 4.13: Output intensity distribution in PAM-N. (A)With equally spaced output levels. (B)With optimum output level spacing.

to the average light power. Thus, the SNR increases with the square root of the average power. The sensitivity of the receiver is then limited by the upper two levels where in order to avoid bit errors, the judgement threshold must be larger than the crossing point of these two levels. In order to minimize the error probability between levels, system should be designed with unequal output levels as shown in Figure 4.13(B).

It can be shown that, when the electrical fields of each level are equally spaced, or the intensity has a quadratic spacing, the system's error performance is optimum [42]. When considering other noise types such as thermal noise, the optimum level could be different [95].

### Simulation result

In this work, the MZM employing the enhanced binary code weighted PAM-16 scheme is chosen as the final design. The simulated eye diagram, using the model created in Chapter



3, is plotted in Figure 4.14. Two different data rates are simulated: 40Gb/s and 112Gb/s.

Figure 4.14: Simulated PAM-16 optical eye diagram with PRBS31 pattern. (A)Data rate is 40Gb/s with symbol rate = 10GBaud/s. (B)Data rate is 112Gb/s with symbol rate = 28GBaud/s.

To get the best eye, the inverter driver must be properly sized. The eye diagrams in both cases show 16 distinct levels with equal space. This proves the enhanced binary code weighted PAM-16 scheme is working.

## 4.2.3. Polarization

The sub-micron SOI waveguide employed in this work is polarization dependent. As shown in the perturbation theory [84], the modulation efficiency is only maximum when the optical signal in SISCAP is TE mode. Thus, to guarantee the best performance, detecting and changing the polarization status is important in the optical transmitter. In the optical image-rejection receiver of a PoIPSK system, the incoming signal needs to be 45° linearly polarized with respect to the receiver's polarization direction [42]. Thus, knowing the polarization status is critical to properly demultiplex the signal. Existing solutions, using external components to detect the polarization changes, are usually bulky and expensive. Designing polarization detector which can be integrated with silicon is always an active topic in industries and universities.

To illustrate the concept of polarization detection, a fully CMOS compatible polarization imager has been designed and tested, which will be described in the next section.

#### *4.2.4.* Integrated Polarization Detection Imager

Polarization is one of the important characteristics of light that can not be detected directly by traditional photo detectors. This work explores the possibility of using the on-chip metal wire grid to detect the polarization status of light. We propose an image sensor integrated with focal plane  $2 \times 2$  wire-grid polarizer filter mosaic targeted at visible spectrum, which enables the reconstruction of the polarization response characteristic [96]. FDTD method is employed to optimize the extinction ratio in visible spectrum of the multi-layer focal plane wire-grid polarizer. Experimental results show that an extinction ratio around 10 is achieved with a standard error of around 0.25% between the experimental results and the fitting sinusoidal polarization response curve. A phase error of less than 2% to the measurement phase resolution is achieved. These results are the best reported for a monolithic wire-grid polarization image sensor design for visible spectrum. The same concept can be easily extend to the communication wavelength range. The only requirement is to have an

integrated photo detector sensitive in these wavelength because silicon can not detect light with wavelength longer than  $1.1 \mu m$ . As the recent advancement in fabrication technology, such integrated photo detector has been successfully demonstrated [97].

Traditional photo detectors[98, 99] only detect and encode two characteristics of visible light, intensity and wavelength, interpreted as perceptual qualities of brightness and color. Another important characteristic of light, namely, polarization, has not been effectively exploited. Inspired by the fact that the eyes of some animal species (e.g., honeybees, desert ants, shrimps) can sense the polarization of light for navigation and improved vision, various research projects have been reported, exploring the potential of polarization in remote sensing, fingerprint detection, and sensing object illuminated by low intensity source light.

Early approaches towards polarization imaging employed a precise, but bulky optical set up, including standard image sensing devices and separate polarization filters, such as rotating polarization elements, or orthogonal polarization filters and beam splitter. Taking advantage of the development of nano-fabrication technologies, integration of image processing/light filtering at the focal plane, within each pixel is available [100, 101, 102, 103]. However, the fabrication methods require post processing of the imagers which makes it not only expensive but also hard to align the filter on top of the pixels. This limits this approach to low-resolution imagers. Also the filters on top of a relatively thick oxide causes a poor extinction ratio for non-normal incident light beams.

In this work, a three-dimensional wire-grid polarizer model is built based on CMOS processing technology. The optimization of the extinction ratio performance of the wire-grid polarizer in the visible spectrum is explored. A  $32 \times 32$  active pixel sensor (APS) array integrated focal plane  $2 \times 2$  metallic wire-grid polarizer filter mosaic with independent orientations on the same substrate has been fabricated in 65nm standard CMOS processing line. Current readout mode is employed, taking the advantage of an easy implementation of algebraic processing for focal plane level polarization reconstruction. Although the proposed design is targeted at the visible spectrum, our simulations show the wire-grid also has a good polarization response at the communication wavelengths.

The section is organized as follows. First, a numerical analysis is performed on a multi metallic layer wire-grid design model based on standard CMOS technology. Architecture of a CMOS image sensor array integrated focal plane wire-grid polarizer filter mosaic is then proposed followed by the experimental results. Finally, the proposed work is compared with previous results reported in the literature, which concludes this section.

### **Design of Focal Plane Wire-Grid Polarizer**

Multi-layer metallic wire-grid gratings can be integrated on top of photo detectors using standard CMOS processing. A simple diagram illustrating the basic principle of metal wire grid is shown in Figure 4.15. When unpolarized light is passing through the wire grid, the



Figure 4.15: Metal wire grid for polarization filter.

electrical field will interact with the metal differently depending on its polarization status. When the electric field is in parallel with the metal wire, most of the light will be reflected, resulting in a minimum output power. When the electric field is perpendicular to the wire, maximum transmittance is achieved.

In order to evaluate the efficiency of a polarizer, Polarization Extinction Ratio (PER) is introduced into the theoretical analysis of polarization. PER is defined as the ratio of the

maximum and minimum transmitted power of the incident light. Typically, PER is expressed as a fraction, in dB, as follows,

$$PER = 10log\left(\frac{P_{max}}{P_{min}}\right) = 10log\left(\frac{T_{\perp}}{T_{\parallel}}\right)$$
(4.5)

where  $T_{\perp}$  and  $T_{\parallel}$  represent the transmission efficiency of the wanted and unwanted incident lights passing through the wire-grid.

Finite-Difference Time-Domain (FDTD) method is employed to provide a computational electrodynamics solution for the propagation of an orthogonal linear polarized incident light based on the Maxwell's Equations. The wire-grid dimension size is optimized with respect to maximizing the extinction ratio. Assume the wire-grid is infinitely extended along the y-axis direction, as shown in Figure 4.16, the dimension of the wire-grid can be defined by 1) wire-grid period ( $\Lambda$ ); 2) the duty cycle (W/ $\Lambda \times 100\%$ ) as the percentage of one period that is occupied by metal wires; 3) the vertical thickness of the wire-grid (h); and 4) the material of the wire-grid are fixed. In the following, the 65*nm* standard CMOS processing technology is used to demonstrate a performance analysis on CMOS implemented wire-grid polarizer.



Figure 4.16: FDTD simulation model (right) and electrical field (left) of metal wire grid polarization filter.

Figure 4.17 shows the simulated extinction ratio for a single layer wire-grid made of the

first metal layer (denoted as M1), while the wire-grid period  $\Lambda$  is increasing from 100*nm* to 180*nm* with a fixed wire-grid duty cycle of 50%, or the duty cycle of the wire-grid is increasing from 40% to 80% with a fixed  $\Lambda = 200nm$ , respectively [96]. The extinction ratio is evaluated for different wavelengths varying from 450*nm* to 650*nm*. The results clearly show smaller periodic size and higher duty cycle provides a higher extinction ratio. The extinction ratio increases approximately 5*dB* for every 40*nm* decrement of the period  $\Lambda$  or every 10% increment of the duty cycle the period of the wire-grid shrinks by 100*nm* for 650*nm* incident. However, the transmission efficiency of both the wanted and unwanted light is dramatically reduced for increasing duty cycles. Considering the sensitivity level of a standard CMOS image sensor, a duty cycle around 50% is recommended.



Figure 4.17: Simulation results of the extinction ratio for a single layer wire-grid made of the first metal layer (M1), while (A) wire-grid period  $\Lambda$  is increasing from 100*nm* to 180*nm* with a fixed wire-grid duty cycle of 50%; (B) the duty cycle of the wire-grid is increasing from 40% to 80% with a fixed  $\Lambda = 200nm$ . The extinction ratio is evaluated for different incident wavelength varying from 450*nm* to 650*nm*.

There are different combinations of the metal layers for the implementation of the wire-grid. Different selection changes the interference, or to say the propagation of the incident wave, which effects the amount of absorbed energy in the substrate. Figure 4.18 compares the extinction ratio of different patterns [96]. The results are quite interesting. There is no preferred layer for the vertical wire-grid location. It varies due to the interference between the wire-grid and the substrate, which depends on the wavelength of the incident wave.



Figure 4.18: A comparison of the extinction ratio performance while different metal layer is selected for a single layer wire-grid implementation.

Implementing multiple layers of wire-grids of the same dimension will further reduce the total absorption of both the wanted and unwanted incidents. To study the effect of the number of metal layers to build the wire-grid polarizer we increased the number from 1 to 5 layers. According to the numerical results, a dual-layer wire-grid realizes a 25dB higher extinction ratio than a single-layer structure. A triple-layer structure can further increases the extinction ratio performance by another 20dB. However, if more than two metal layers are included in the gratings, the maximum transmission efficiency will be less than 1%. Considering the sensitivity of a CMOS photodiode, the light intensity level will be too low to be distinguished from the noise.

Simulations are also run with the same wire-grid setup at communication wavelength range. The extinction ratio and transmission and reflection efficiencies with different wavelengths are plotted in Figure 4.19. The result are collected for distance between wire-grid and the substrate from 50nm to 200nm. When the distance is shorter, the extinction ratio is higher. This result is a little different comparing with Figure 4.18. The main reason is because for longer wavelength, the interference between wire-grid and substrate is much



Figure 4.19: Simulation result of metal wire grid polarizer at communication wave length: ER (top), transmission efficiency  $T_{\perp}$  (middle) and reflection efficiency  $R_{\perp}$  (bottom).

less. This simulation proves the proposed wire-grid to be a possible approach for communication applications.

#### Architecture of CMOS Image Sensor with Focal-Plane Polarizer

A  $32 \times 32$  current mode active pixel sensor (APS) array integrated focal-plane wire-grid polarizer with various design patterns are fabricated in 65nm processing. The overall pixel structure is illustrated in Figure 4.20(A) [96]. The photo detection process starts with a reset phase in which the photodiode voltage is pulled up to the preset voltage  $V_{RESET}$ . During the exposure phase, the photodiode voltage will be discharged proportionally to the incident light intensity and integration time. An analog current is readout after exposure. A chain of shift registers are integrated in the vertical/horizontal control units for the selection of reset/readout pixel. Since current mode APS enables easy implementation of focal plane algebraic processing, such as addition, subtraction, current mode is employed for the pixel value readout.

The sensor array is divided into  $2 \times 2$  blocks. In each block, the photodiode area of three pixels are covered by metallic wire-grid polarizers. Limited by the design rule, the minimum wire width is 90*nm*. A minimum slit gap distance between two gratings of 90*nm* is required. As shown in Figure 4.21, different layout patterns of the gratings are implemented for a experimental comparison, including

- 1. single layer metallic grating with a metal duty cycle of 50%. Different selections of the gratings metal layer are implemented;
- multi layer metallic gratings with a same dimension of the grating width (w) and period
   (Λ) are implemented;
- 3. different grating layout orientations are implemented, such as  $0^{\circ}$ ,  $90^{\circ}$  and  $45^{\circ}$ .

The  $45^{\circ}$  wire-grid is implemented using staggered square pattern with a minimum width of 90nm to meet the design rule of the processing as shown in Figure 4.20(C). The minimum



Figure 4.20: (A) Circuit diagram of the overall system. The  $32 \times 32$  active pixel sensor (APS) array is divided into  $2 \times 2$  blocks. Within each block, three wire-grid polarizer filters are implemented on top of the photodiode region. The architecture of the pixel and current conveyor is illustrated on the right. (B)Microphotography of the the polarization image sensor. (C)Layout of the  $45^{\circ}$  wire grid with an effective period of about 250nm.



Figure 4.21: (A)Metal stack of the 65nm CMOS process. (B)Wire grid cross section. (C)Pixel mosaic structure.

width of each piece of the lines is 90nm. The minimum effective distance between two  $45^{\circ}$  wires is about 125nm, resulting in a minimum period of about 250nm. A microphotography of the sensor array is illustrated in Figure 4.20(B).

## **Experimental Results**



Figure 4.22: Test setup of the polarization image sensor.

In the test setup as shown in Figure 4.22, an off-chip 12-bit ADC is connected to the data bus of the imager to digitize the pixel's readout value. We first examine the response to differently polarized incident light. A LED array is used to as light source. A diffuser is placed in front of the LED light. A polarizer is used to convert the incident light to a linearly polarized wave. The digitized output is collected for further analysis.

Polarization describes electronic field (E vector) changes of a uniform plane wave. Generally, the locus of E vector is an ellipse, and the observed intensity of partially polarized light I can be expressed as a function of energy intensity  $I_U$ , the degree of linear polarization p, and the orientation angle  $\psi$  of the ellipse as follows [104]:

$$I_{\chi} = I_U [1 + p \cos(2\psi - 2\chi)] = I_U + I_A \cos(2\psi - 2\chi)$$
(4.6)

where  $\chi$  is the ellipticity angle of the E vector ellipse. In each block, three polarizers with different wire-grid orientations have been implemented. We tested the polarizer by changing the ellipticity angle  $\chi$  of the linear polarized incident from 0° to 180° in steps of  $10^{\circ}$ .

Figure 4.23(A) shows the measured transmission efficiency for pixels covered by wires with a different wire-grid layout orientations in a same block [96]. The digitized pixel value is normalized by the intensity captured by standard pixel without wire-grid on top. The plotted value is a mean of the measured value from various pixels covered by wire-grid with a same layout orientation. An average extinction ratio of 9.26 (9.67*dB*) and 7.79 (8.92*dB*) is achieved for a  $0^{\circ}$  and  $90^{\circ}$  wire-grid, respectively. Due to the saw-toothed layout implementation, the effective period of the  $45^{\circ}$  is larger than 250nm, resulting in a lower extinction ratio and a higher transmission effective. The standard error between the experimental results and the fitting sinusoidal curve is 0.26%, 0.24% and 0.19% for a  $0^{\circ}$ ,  $90^{\circ}$  and  $45^{\circ}$  wire-grid, respectively. The phase difference between the fitting curves of  $0^{\circ}$  and  $90^{\circ}$ ,  $0^{\circ}$  and  $45^{\circ}$  is  $87.13^{\circ}$  and  $45.62^{\circ}$  comparing to an expected phase difference of  $90^{\circ}$  and  $45^{\circ}$ , respectively. The phase error of each measured angle between the testing results and the fitting characteristic is illustrated in Figure 4.23(B).

Compare to the testing phase resolution is  $10^{\circ}$ , the average phase error is 1.94%, 1.36% and 2.43% for a  $0^{\circ}$ ,  $90^{\circ}$  and  $45^{\circ}$  wire-grid, respectively. The experimental results are the best reported for a monolithic polarization image sensor designed for visible wavelength

range.



Figure 4.23: Measurement result. (A)Transmission efficiency. (B)Phase error of pixels covered by wire-grid with a different layout orientations of  $0^{\circ}$ ,  $45^{\circ}$  and  $90^{\circ}$ . The degree value on the x-axis is the rotation angle of the polarizer on the path of the incident.

However, it should be noted that the extinction ratio is not as good as the theoretical results due to the crosstalk issue between pixels covered by wire-grid with different orientations within a same sub-block. A higher extinction ratio is always measured for boundary pixels, since the crosstalk effect is reduced by a half. A maximum extinction ratio of 14.37 (11.57*dB*) and 10.14 (10.06*dB*) is measured for boundary pixels with  $0^{\circ}$  and  $90^{\circ}$ , respectively.

## Discussion

In this work, a  $2 \times 2$  polarizer filter mosaic with independent wire-grid layout orientations



Figure 4.24: Sample image of the polarization image sensor.

for different pixel using standard CMOS technology is presented. A numerical analysis is performed for the purpose of optimizing the extinction ratio in the visible spectrum of the multi-layer focal plane wire-grid polarizer. A  $32 \times 32$  sample die with various design patterns are implemented in 65nm standard CMOS processing technology. An extinction ratio around 10 is achieved for a wire-grid width/gap dimension of 90nm/90nm, with a standard error of around 0.25% between the experimental results and the fitting sinusoidal polarization response curve.

		1 1	0
	This work	[105]	[106]
Process	65nm10LPe IBM	0.35µm2P4M	0.18µm1p3M UMC
	standard CMOS	standard CMOS	CIS process
Supply	3.3V	3.3V	1.8V
Pitch	12x12 $\mu m^2$	25x25 $\mu m^2$	25x25 $\mu m^2$
Fill Factor	40%	25%	16%
Wire/gap	<b>90</b> <i>nm</i> / <b>90</b> <i>nm</i>	0.6µm/0.6µm	0.24 <i>µm</i> /0.24 <i>µm</i>
Grid array	None	10x10	30x30
PER	14.37/10.14 <sup>a</sup>	$2.03^{b}$	6.3/7.7

Table 4.2: Comparison of focal plane polarization image sensor.

<sup>a</sup> The numbers represent PER for 0° and 90° wire-grid orientations, respectively.

<sup>b</sup> The extinction for different wire-grid orientations is not available.

Table 4.2 compares the proposed work with previous focal plane CMOS polarization image sensor researches reported in literature. Compared with previous work, this is the first time

that focal plane polarizer with different orientation is integrated in a same  $2 \times 2$  sub-block using standard CMOS technology. At longer wavelength with proper photo detector, the proposed  $2 \times 2$  polarizer filter mosaic enables the reconstruction of the polarization response characteristic for each pixel, which will be essential to realize the on-chip detection and calibration of polarization.

### 4.3. Electrical Driver Performance Optimization

For any circuit design, functionality, performance, power, time, and area are the five major aspects engineers care about. They are interrelated to each other closely. Optimizing one aspect may degrade one or more of the others. Designs with three or less of them in the priority list is reasonable while tradeoffs are still needed in some occasions. This section presents how the electrical driver's performance will be improved. Similar as previous section, the research mainly focuses on the speed and power after the functionality being realized. Both architecture level approach and block level optimization will be discussed. Then, the design of key building blocks are explained in detail.

Although this design follows closely to the IEEE 802.3ba standard, there are still some deviations because it is more like a proof of concept work instead of a commercial product. However, some building blocks as well as the architecture are designed with the production criterions in mind. For example, the process, voltage and temperature (PVT) variations are seriously considered during the simulation. Major interfaces such as the input data are designed according to the stringent return loss and amplitude specifications in IEEE 802.3ba standard. Adjustability is added to most analog blocks to cope with unpredictable parameter shifts in silicon.

#### 4.3.1. System Level

With more than 5 decades of intensive development, performance of CMOS circuit has been improved significantly and entered a relatively mature stage. Almost all fundamental circuit components, whether analog or digital, have been thoroughly optimized to achieve the best power and speed efficiency. On the other hand, as mentioned in Chapter 1, Moore's Law seems to be slowing down while considering the frequency and power. This is mainly because the parasitic R and C from the copper interconnect do not scale proportionally with process scaling. This implies, the performance, in terms of power and speed, can't benefit too much by switching to finer process node. Thus, the performance improvement of modern circuit design mainly relies on system architecture selection and block level parameter tweaking.

Bearing these ideas in mind, in this work, two different electrical drivers using standard 40nm CMOS process are developed in accord with the two optical modulators: OOK and PAM-16. The top level circuit diagram of the transmitter as well as the whole transmitter diagram are given in Figure 4.25 [65]. To reduce the design effort, the system architecture



Figure 4.25: Top level circuit diagram of the transmitter.

is selected such that most building blocks can be shared by two drivers. The driver on the left consists of a 4 channel master-slave CDR (clock data recovery), a 10GHz LC tank VCO (voltage controlled oscillator), an MZI driver, digital sea-of-gate realizing various functions, and miscellaneous circuits such as bias and reference generation.
MZI drivers are designed separately in two transmitters because their loading parasitic and segment configuration are quite different. This also leads to minor change in the center digital logic, for example the SERDES (serializer deserializer). In PAM-16, a programmable encoder, mapping the input 4bit data to the 5bit output driving signal, is employed. The programmability makes it possible for the transmitter to switch among different PAM schemes such as PAM-2, PAM-4, and PAM-16.

The transmitter works as follows. The driver IC receives 4 serial lanes of 10Gb/s electrical data from the source through some kind of impaired channel with limited bandwidth. Because of the jitter introduced by noise and ISI (inter symbol interference), CDR is required to sample the data correctly before the data is sent out to the modulator. Since the data recovered from CDR has too high data rate to be processed by the synthesized digital logic, a deserializer is inserted between CDR and digital logic to convert the 10Gb/s serial data into parallel data with much lower speed which can be handled by the digital circuit. Then, the data enters the FIFO (First In, First Out), or elastic buffer, to compensate for the frequency offset between the recovered clock and output clock driving the MZM. The FSM (finite state machine) controlling analog signal and VCO frequency calibration also resides in the digital logic. After the FIFO, data is mapped by the encoder and sent to the serializer which converts the data back to high speed streams. In OOK scheme, the final data becomes a single serial stream at 40Gb/s. In PAM-16, the final data becomes  $5 \times 10Gb/s$ serial streams controlling the 5 segments of the enhanced binary code weighted PAM-16 MZM as described in Section 4.2.2. The serial data buffered by the MZI driver (CMOS inverter) is finally sent to the optical modulator which is wire-bonded to the driver IC.

In this architecture, major power savings, from the system perspective, is achieved through the VCO, master-slave CDR, and signal type selection.

Theoretically, to support 40Gb/s operation in the OOK transmitter, there must be a 20GHz clock in the last stage of the serializer. Instead of designing a 20GHz VCO, which in general more challenging and consumes more power in 40nm CMOS, a 10GHz VCO with

a frequency doubler topology is adopted. The frequency doubler, generating the 20GHz clock from a 10GHz input as shown in Figure 4.26 [65], is based on DLL (delay locked loop) whose power consumption is much smaller than an LC tank VCO running at the same frequency. With this approach, both transmitters can share the same 10GHz VCO



Figure 4.26: DLL based Frequency doubler.

which provides the clock to the CDR and the serializer. The amount of design work is also greatly reduced.

For both CDRs, 2-UI (unit interval) sampling structure is implemented so that the sampling clock is only half of the data rate which helps reduce the power. Power can be further saved in the master-slave CDR topology because all 4 CDRs can share the same 10GHz VCO. The master-slave CDR structure can be implemented since in IEEE802.3ba standard, multiple input signals are coming from the same source which implies the frequencies of all 4 channels are the same. Four VCOs must be used if all channels are running at different frequencies. In the master-slave CDR, the master CDR loop locks the 10GHz VCO to the incoming data frequency and send the recovered clock to the other slave CDRs which is based on a phase picking scheme.

Signal type selection in this work means using CMOS rail-to-rail signal as much as possible. Normally for circuit working at this frequency range, CML (current mode logic) is the best choice because its fast speed. However, CML consumes static power even when its not sending data. Besides, in order to get large swing, the bias current of CML must be increased. Our approach is to replaced the CML with simple CMOS circuit. For example,

the clock distribution network can be driven by cascaded CMOS inverter instead of a differential pair. All the high speed latches in CDR phase detector, VCO divider, serializer, which are traditionally realized by CML, are replaced with CMOS dynamic logic. Beside power saving, CMOS logic also occupies smaller area compared with CML.

However, switching to CMOS signaling has some drawbacks. The first disadvantage is the signal is susceptible to supply noise due to its single-ended nature. The jitter tolerance will be impaired because the clock edge may be corrupted by noise on supply and result in increased timing jitter. The second disadvantage is the speed of CMOS components are slow because it works with rail-to-rail signal swing. The simulation result of a inverter



Figure 4.27: Simulation of 40nm process inverter chain at 1.0V supply. (A)Testbench. (B)Waveform for SS process,  $-40^{\circ}$ C.

chain build with 40nm transistors is plotted in Figure 4.27. For SS (slow NMOS, slow PMOS) process -40°C corner with only 2fF parasitic capacitance added to the routing, the input 20GHz full swing signal (1.0V single-end peak-to-peak) at node *A* becomes 0.9V single-end peak-to-peak sinusoidal wave at node *E*. Simulation also shows the inverter's propagation delay varies from 7ps to 15ps across PVT. Thus, designing the MZI driver for

40Gb/s OOK modulation is very challenging. The third disadvantage of CMOS signaling is that process mismatch will result in duty cycle distortion in CDR and lead to bit errors. However, with power saving as the first priority, the degradation in other performances may be acceptable.

### 4.3.2. VCO and Tunable MEMS Based Oscillator

In IEEE802.3ba, the input data has a total jitter of 0.62UI (unit interval) where 1UI=100ps in this work. To meet the stringent jitter tolerance requirement, VCO must be design with very low phase noise. Thus, LC tank VCO structure is used in this design [107]. Although the performance of LC tank VCO is superior compared with relaxation or ring oscillators, it consumes considerable amount of power, larger than 10mA in this work. This is because the integrated inductors in the CMOS process usually possesses a low quality factor or large loss. Thus, large current must be provide to compensate for the tank loss.

In this work, beside the traditional LC tank VCO approach, a MEMS (Micro-Electro-Mechanical Systems) based tunable oscillator is also designed to explore the possibility of further reducing the power consumption [108]. Although due to fabrication limitation, the maximum frequency of the MEMS oscillator is only 850MHz, the measurement results indicate MEM-S technology can reduce the power consumption significantly and is a promising candidate for future high speed VCO design.

Power consumption and phase noise are two of the most critical features in the design of a clock reference for electronic devices. The implementation of a clock reference unit requires a base frequency generated by a resonant device, in which a high Q (quality factor) value is expected. Traditional oscillators use crystal or LC tank as the resonant device. The crystal based oscillator provides a high Q (>10000), but can operate only at low frequency and have a large size. In addition, a crystal oscillator is unable to be integrated into a standard IC chip. LC tank oscillator, on the other hand, enables circuit integration. However, the Q performance of on-chip LC tank oscillator is very poor (<50) in addition to its high power consumption.

In the last decade, the use of CMOS integrable AIN-based resonators for the application of oscillator design has been attracting increasingly attention due to its outstanding performance and compatibility with CMOS processes. Different types of AIN-based resonators have been reported in literature, such as thin film bulk acoustic resonators [109], contour mode resonators (CMR) [110, 111], and surface acoustic wave resonators (SAW) [112]. Compared with other MEMS resonators, CMRs demonstrate higher Q (>1,000) in air and lower motional resistance (<50 $\Omega$ ) due to the high  $Q \cdot k_t^2$  product (where  $k_t^2$  is the electromechanical coupling coefficient), which renders them suitable for low power applications. In addition, CMR enables a simple implementation of multiple frequencies on the same silicon chip. However, the relatively high power consumption of previous implementations seriously prevents CMR oscillators from being a wide-spread oscillator design technology. The previous reported research shows a few mW power consumption for oscillators operating at frequencies between 100*M*H*z* and 1*G*H*z* [109, 113]. The power consumption is mainly due to the limitation of the characteristic frequency,  $f_T$ , in the 0.5 $\mu$ m CMOS process used to implement the oscillators in previous work [113].

This work proposes a tunable AIN CMR based oscillator with ultra low power consumption of only  $47\mu W$  under a 0.55V supply voltage. The output frequency is centered at 204MHzwith 611ppm overall adjustability, which can be potentially used as VCO. The low power consumption is achieved by implementing the low threshold voltage MOS in the IBM 65nmCMOS technology and biasing it in the sub-threshold region. The design also introduces varactors into the MEMS based oscillator to fine tune the output frequency.

#### Resonator

The resonator used in this design is a standard piezoelectric AIN CMR. The one-port higher-order resonator that we used in the proposed oscillator design consists of a  $2\mu m$  AIN film sandwiched between two Platinum (*Pt*) film layers. The bottom and top *Pt* electrodes are patterned and connected to the electrical signal or ground lines in an alternating

way, as illustrated in Figure 4.28(A) [108], such that a higher order contour mode vibration is selectively excited in the piezoelectric AIN rectangular plate [110]. The resonant frequency is primarily set by the finger (sub-resonator) width, W(Figure 4.28(A), which can be accurately set by the photolithographic process.

The AIN CMR, which is a one-port electromechanical device, can be described by an equivalent circuit called the Modified Butterworth-Van Dyke (MBVD) model [114] as shown in Figure 4.28(A). Its admittance was measured using a Network Analyzer and plotted in Figure 4.28(B). The series and parallel resonance frequencies,  $\omega_S$  and  $\omega_P$ , are given by:

$$\omega_S^2 = \frac{1}{L_M \cdot C_M} \tag{4.7}$$

$$\omega_P^2 = \frac{1}{L_M} \cdot (\frac{1}{C_0} + \frac{1}{C_M})$$
(4.8)

The measured admittance (red solid line) is fitted by the MBVD circuit model (blue dashed line). The equivalent circuit components' parameters are extracted and will be used for circuit simulations in the next subsection. The finite-Q mechanical resonance is described by the motional branch  $C_M$ ,  $L_M$ , and  $R_M$ ; the electrical capacitance and loss existing in the piezoelectric transducer and substrate parasitics are all lumped into  $C_0$  and  $R_0$ ; finally,  $R_S$  is used to account for the resistance of the routing paths. Thanks to the high Q ( $\approx$ 1450) and electromechanical coupling ( $k_t^2 \approx 2\%$ ), the total series resistive loss at series resonance is less than 50 $\Omega$  ( $R_S + R_M = 43\Omega$ ).

### **Oscillator Design**

As indicated in the phase plot in Figure 4.28(A), the phase shift of the admittance is  $-90^{\circ}$  between  $\omega_S$  and  $\omega_P$  which corresponds to an inductive impedance. Thus, combined with the amplifier which has a capacitive input impedance, an oscillator working between  $\omega_S$  and  $\omega_P$  can be realized according to the Barkhausen criterion. The schematic of the oscillator system is shown in Figure 4.29 [108]. The CMR (Y1) is wirebonded to the oscillator IC.  $M_0$  and  $M_1$  forms a Pierce oscillator which is biased by  $M_2$  via the voltage VB. The oscillation frequency can be adjusted by VTUNE.



Figure 4.28: (A) SEM photo of the AIN CMR and the MBVD circuit model of the resonator, (B) Measured AIN CMR admittance curve.



Figure 4.29: Schematic of the tunable Pierce oscillator working in sub-threshold region.

To achieve very low power consumption, the transistors in the oscillator are biased in the sub-threshold region. The idea of sub-threshold was first discussed and employed in an MIS (metal-insulator-semiconductor) diode. However, sub-threshold design has been but ignored for years due to its inconsistency, regardless of its great potential for ultra low power capability. The MOS biased in sub-threshold region follows an exponential law as a bipolar transistor does:

$$I_{sub} = I_0 \cdot e^{\frac{|V_{GS}|}{n \cdot V_{TH}}} \cdot e^{\eta \cdot \frac{|V_{DS}|}{n \cdot V_{TH}}} \cdot (1 - e^{\frac{|V_{DS}|}{V_{TH}}})$$
(4.9)

Due to the exponential nature of the sub-threshold region, stable biasing of transistors in weak inversion region has always been a challenge. The oscillator circuit is basically a simple inverter-type amplifier and it is self-biased by another transistor connected between the input and output. The DC current can be set by adjusting the supply voltage so that the AC gain is a little above the critical point for sustaining oscillations. The tuning mechanism works the same way in both moderate and weak inversion regions. Therefore, the amplifier can be biased in sub-threshold region without any complicated biasing circuits. In order to minimize oscillator power consumption, both the supply voltage and bias current are reduced. Since the supply voltage would be a little less than two times the threshold voltage for the tunable-supply design, low threshold transistors should be used. On the other hand, smaller gate-length transistors have a higher  $f_T$  and better frequency behavior in sub-threshold region. That is why the IBM 65*nm* low- $V_T$  transistors are adopted in this

work for designing extremely low power oscillators with a piezoelectric AIN contour-mode resonator.

### Frequency Tuning

The small signal analysis of this oscillator can be done according to the Vittoz method [115]. This technique permits to identify a pulling factor,  $P_{oscillator}$ , which represents by which fraction the oscillator frequency can be shifted from the nominal resonator center frequency:

$$P_{oscillator} = \frac{C_M}{2 \cdot (C_0 + \frac{C_1 \cdot C_2}{C_1 + C_2})}$$
(4.10)

where  $C_1$  and  $C_2$  are the total input/output capacitances, respectively. This result shows that the pulling factor and therefore the actual oscillation frequency depend on  $C_M$ ,  $C_0$ ,  $C_1$  and  $C_2$ . However, stable oscillation requires a small  $C_0$ . The mechanical part  $C_M$  is determined by the resonator design. One method to tune the frequency is by changing the value of  $C_1$  and  $C_2$  by adding variable capacitors  $C_{VAR1}$  and  $C_{VAR2}$ . For example, large capacitors  $C_1$  and  $C_2$  will result in a small pulling factor  $P_{oscillator}$  and hence lower oscillation frequency.  $C_1$  and  $C_2$  are usually set at the same value.

The tuning capacitor  $C_{VAR1}$  and  $C_{VAR2}$  can be realized by a MEMS capacitor, a switch capacitor array [109] or a CMOS varactor. MEMS capacitor has the advantages of large tuning range, less voltage dependency and higher linearity. However, a MEMS capacitor requires extra fabrication steps that are not compatible with CMOS processes, which will significantly affect the yield and increase the cost. In addition, actuating the MEMS capacitor usually requires a high voltage which needs a separate voltage source and charge pump circuits, which requires more chip area and power consumption. Binary weighted or thermometer coded switch capacitor arrays show promising results especially when combined with a compensation lookup table [109]. But this approach suffers from frequency discontinuities and spurs due to the discrete capacitor value steps. In addition, the matching and accuracy is another issue for small capacitance.

On the other hand, a varactor is a voltage controlled variable capacitor compatible with CMOS process, whose capacitance can be continuously adjusted by the applied voltage VTUNE as shown in Figure 4.29.

The tuning range is fundamentally limited by the effective electromechanical coupling  $(k_t^2)$  of the MEMS resonator, since the resonator has to work as an inductor in the three-point oscillator between  $\omega_S$  and  $\omega_P$ . On one hand,  $C_{VAR1}$  and  $C_{VAR2}$  need to be large in order to achieve a large tuning range. However, if the tuning capacitors are too large, they will reduce the loop gain at high frequencies and ultimately result in more power consumption in the oscillator. On the other hand, if the tuning capacitors are smaller than the parasitic capacitance from the transistors or bonding pads, the varactors would have little effect on the oscillation frequency, since the capacitance values are dominated by parasitics. The two varactors are set to about two times of the estimated parasitic capacitance.



Figure 4.30: (A) Simulated transient waveform of the oscillator. (B) Simulated frequency tuning range.

### **Simulation Result**

To verify the tuning mechanism, numerical analysis is performed by sweeping VTUNE from

-6V to 0V. The CMR model parameters extracted from the measured admittance curve are employed. The transient waveform is plotted in Figure 4.30 as well as the output frequency range [108]. The simulation shows a tuning range of 0.348MHz for the 204MHz resonator which corresponds to 1705ppm variation.

# Measurement Result

The oscillator is fabricated in IBM 65nm CMOS process. A microphotography of the finished oscillator system is illustrated in Figure 4.31, where the oscillator IC (Left) is wirebonded to the resonator(Right) [108].



Figure 4.31: Photo of the oscillator system (Left: Electrical IC, Right: MEMS resonator).

The measured frequency response and power consumption for an external VTUNE from -6V to 0V at room temperature and different supply voltage are given in Figure 4.32 and Table 4.3, respectively [108]. Three AIN CMRs at different frequencies are characterized. For the 204MHz resonator, a tuning range of 0.06MHz is achieved at VDD=0.55V when VTUNE changes from -6V to 0V, which corresponds to 300ppm variation. The power consumption is only  $47\mu W$  and doesn't change with VTUNE.

Forward biasing the varactor with a voltage of 0.5V gives an additional tuning range of 311ppm for the 204MHz resonator. The total tuning range is 611ppm which is smaller compared to the simulation result since the parasitic capacitance was under estimated in the simulation. From the measurement, the oscillator's frequency shows a strong dependence on the power supply voltage, which can be used as another potential frequency tuning mechanism if an adjustable supply is provided. However, by changing the supply,



Figure 4.32: Characterization result with 3 different resonators: 204MHz(Top), 517MHz(Middle) and 850MHz(Bottom). (A)Measured output frequency. (B)Measured frequency variation.

Frequency	VDD(V)	Current( $\mu A$ )	Power( $\mu W$ )
	0.55	85	47
204 MHz	0.60	240	144
	0.80	965	772
517 <i>MHz</i>	0.63	515	324
	0.70	658	461
	0.80	936	749
850 <i>MHz</i>	0.84	1928	1620
	0.86	2227	1915
	0.88	2488	2189

Table 4.3: Measured power consumption at different power supply.

the power consumption will increase dramatically at higher supply voltages which is not suitable for low power applications.

The phase noise of the oscillator, as shown in Figure 4.33, is measured by a spectrum analyzer [108]. The oscillator demonstrates a better than -77dBc/Hz phase noise at 1kHz offset from the 204MHz center frequency. The phase noise partially comes from the transistors in the sub-threshold region, which are very sensitive to power supply variations. Due to the equipment's limitation, the noise floor is measured to be -120dBc/Hz.

### Discussion

In this work, a very low power multi-frequency tunable AIN CMR based oscillator is demonstrated. Table. 4.4 compares the performance of the proposed work with other results in the literature. Since all the MEMS resonators can be modeled using the MBVD model, the circuit presented can be applied not only to the AIN CMR, but also to other types of MEMS resonators. The frequency of the oscillator can be continuously adjusted by applying an analog voltage on the varactor. However, the demonstrated tuning range is still limited. One solution to extend the frequency range is to design multiple resonators with slightly different resonant frequencies on the same substrate. Then, a switch connected to the resonator array can selectively turn on one of the resonators to choose the desired frequency. Another issue of AIN CMR is the temperature drift. For an uncompensated CMR made of AIN thin films only, it suffers from a linear temperature coefficient of -20*ppm*/°C



Figure 4.33: Measured phase noise of the 204MHz oscillator.

to -25 $ppm/^{\circ}C$  [116], which requires circuit level calibration to minimize this variation. The demonstrated oscillator's maximum frequency is 850MHz which is limited by the resonator. As the process of fabricating AIN resonator matures, high frequency CMR resonating at 10GHz can be expected to come in the near future.

	This work	[109]	[117]
MEMS	CMR	FBAR	LBAR
Frequency(MHz)	204, 517, 850	1500	427
Tuning Range(ppm)	611	200	810
Supply Voltage(V)	0.55	2	NA
Power	<b>47</b> μ <b>W@204</b> <i>MHz</i>	$1030 \mu W$	13mW
IC Process	<b>65</b> <i>nm</i>	$0.35 \mu m$	<b>0.18</b> μm
Phase Noise( $dBc/Hz$ )@ $1kHz$	-77, -73, -71	-86	-82

Table 4.4: Comparison of performances in literature.

# 4.3.3. Clock and Data Recovery

Clock and data recovery (CDR) are commonly employed in multi-gigahertz serial links where a dedicated clock signal doesn't present and the serial data is seriously impaired with loss and noise incurred jitter. CDR tries to recover the embedded clock from the incoming data stream and use the recovered clock to sample at the middle of the data period such that the bit error is minimized. The IEEE 803.3ba standard requires the design to tolerate 0.62UI of total input jitter with  $\pm 100$ *ppm* frequency offset from the 10Gb/s incoming data stream which means a CDR must be incorporated in the design. This work employs a master-slave CDR topology as shown in Figure 4.34. The master CDR is a second or-



Figure 4.34: Master-slave CDR top level diagram.

der PLL (phase locked loop) which can track both the frequency and phase of the input

data. A 10*GHz* LC tank VCO, controlled by the loop filter, generates the sampling clocks used by both the master and slave CDRs. Since the sampling clock is already frequency locked to the input data, the slave CDR only needs to track the phase error which implies the VCO is no longer required. The result slave CDR is a first order PLL based on phase picking scheme where the VCO is replaced by a phase interpolator (PI) whose transfer function doesn't have a pole. In this way, huge power and area savings can be achieved by eliminating the VCO in 3 slave CDRs.

A full digital bang-bang CDR [118] topology is used for both CDRs. Instead of doing full rate data slicing, a half rate architecture is designed. In this architecture, quadrature phase clocks at 5GHz are used to sample the date as depicted in Figure 4.35. The four quadra-



Figure 4.35: Half rate bang-bang CDR timing diagram.

ture phase clocks, generated from the 10GHz VCO output by a divider, are spaced  $90^{\circ}$  from each other. In the digital phase detector (PD), data is sampled on the rising edge of each clock (E0 - E4). Ideally, E0 and E2 should be aligned to the middle of the data eye for maximum jitter tolerance. However, due to jitter, the edges may come early or late compared to their ideal positions as given in Figure 4.35. The sampling results are then combined and decoded to determine the phase relationship between data and clock. The output of PD is the digital bits "UP" and "DOWN" indicating whether the clock is coming early or late than the ideal sampling point of data [119]. Next, the "UP" and "DOWN" signals are processed by a programmable digital loop filter to get rid of any unwanted high frequen-

cy noise. Finally, the filter's output controls either the VCO or PI to move the clock phase back to its ideal position. In the master CDR, the loop filter's digital output is connected to a DAC which generates the required analog tuning voltage for VCO.

This design benefits from the whole digital implementation in the following aspects. First and for most, the reduction of clock frequency to 5GHz makes it possible to replace the CML circuit with CMOS logic as mentioned in Section 4.3.1. This accounts for large area and power savings. Second, the digital loop filter eliminating the need for analog charge pump and RC filter which usually occupy larger die area and are more sensitive to PVT fluctuations. The filter's coefficient is also easily adjusted. Third, the supply voltage can be scaled with process due to its digital nature which contributes to further power saving. Fourth, migration to other process is much easier for digital circuit.

### **Phase Detector**

The block diagram of the phase detector in this work is shown in the bottom of Figure 4.36. Compared with a traditional PD design which employs CML circuit, the slicer and decoder





are all designed with CMOS logic. A CML to CMOS converter is inserted between the termination network and the slice to translate the input signal, usually in CML domain, into rail-to-rail CMOS domain. The slicer is a dynamic D flip-flop (DFF) built with transmission gate inverter (TG-inv) as given in Figure 4.37. In TG-inv, when CLK is high, the input, D, is sampled on the parasitic capacitance C1 through transmission gate TG1. When CLK



Figure 4.37: Dynamic D flip-flop built with transmission gate inverter.

goes low, TG1 is open and TG2 is closed. Voltage stored on *C*1 propagates to *C*2 with reverse polarity. The overall function is an falling edge triggered DFF. The loading capacitance on clock and input signals are larger in TG-inv than those in TSPC (true single phase clocked) [120] DFF. Thus, TSPC can operate faster due to its smaller input capacitance and single phase clock operation. However, the differential clock in TG-inv is preferred for this work because it can balance the loadings on the clock lines driven by CMOS buffers. In the half rate bang-bang CDR, the 90° phase difference should be strictly maintained. Any loading unbalance could lead to clock skew and hence degrade the jitter tolerance.

On the down side, TG-inv based slicer may introduce data dependent jitter. Because of process variation and mismatch, the setup time of TG-inv DFF could be different for sampling '1' and '0'. Same thing also happens to hold time. These difference may affect the loop's dynamic behavior to adjust the clock phase and introduce unwanted jitter. In addition, the large setup and hold time increases the metastability region and eat up the jitter budget. Power supply noise introduced jitter is another concern for TG-inv DFF.

#### Phase Interpolator

Half rate phase picking CDR requires multiple clock phases over 2-UI period (360°) to track the input data's phase change. Multi-phase clocks can be generated from cascaded delay lines or through phase interpolation. In this work, 60 phases over 2-UI period is needed because of the tight jitter budget. Due to its large delay limited by the delay cell, delay line based topology can not provide the required time resolution. Thus, the phase interpolation method utilizing a switched differential pair array is implemented [121].

This PI, as shown in Figure 4.38, works by summing the currents, controlled by two dif-



Figure 4.38: Circuit diagram of the phase interpolator.

ferential input clock pairs (IP - IN and QP - QN) with different phases as illustrated in Figure 4.35, on the output nodes. The total current, flowing through the load R and C, creates the final output voltage. The output signal's phase is between IP and QP and can be adjusted by the change the weighting between  $I_{IP}$  and  $I_{QP}$  where  $I_{TOT} = I_{IP} + I_{QP}$ . For example, if  $I_{IP} = I_{TOT}$ , the output phase is only determined by IP - IN; if now  $I_{QP} = I_{TOT}$ , the output phase is shifted by 90° compared to the  $I_{IP} = I_{TOT}$  case.

To generate linearly spaced phase output, the ideal input of PI should be a triangle wave as illustrated in Figure 4.39. Thus, the transition of the rail-to-rail clock from master CDR must be "slowed down" which in this work is achieved by adding excessive RC to the PI's input. In addition, since the output of PI is a CML signal, a CML to CMOS converter must be utilized to translate the output to full swing CMOS signal and buffer them to the PD. During the conversion, the signal's rising and falling edge might be distorted due to process mismatch and environment condition. If the differential relationship between OUTP and OUTN is not maintained, the TG-inv relying on these clocks may enter a race condition. Thus, an AC coupled differential with cross-couple skew cells are added after the CML to CMOS converter as illustrated in Figure 4.40.

PI shown in Figure 4.38 only interpolates between one quadrature, that is, 90°. To cover



Figure 4.39: Phase interpolator's output with different input waveform. Bold red curve is input IP. Bold green curve is input QP. Thin blue curve is the output signal after interpolation.



Figure 4.40: Clock buffer and duty cycle correction.

the full 360° range, which is 2-UI period, input selection multiplexer (MUX) must be added before the input. Because MUX control and weighting control signals are generated by asynchronous clock from the loop filter, there might be phase jumps on the output during the quadrature switching. Thus, the sequence and timing of these control signals must be properly design to avoid this issue. The simulated 60 phase step and DNL (differential non-linearity) are plotted in Figure 4.41.



Figure 4.41: (A)Simulated phase step. (B)DNL of phase step.

# 4.4. Measurement Result

The measurement results of the optical transmitter system incorporating the previously described optimizations are presented in this section. As introduced in Section 4.3.1, two transmitters are developed focusing on different performances aspects:

- 1. The first system is a 40Gb/s serial (OOK) transmitter with emphasis on the speed improvement.
- 2. The second system is a 40Gb/s PAM-16 transmitter with emphasis on the power efficiency enhancement.

The electrical driver IC and optical modulator IC are fabricated in standard 40nm CMOS and  $0.13\mu m$  SOI CMOS process, respectively. The photograph of the 40Gb/s serial transmitter, composed of both ICs, is shown in Figure 4.42 [65]. Two ICs are put right next to

each other and connected through gold bond wires with  $60\mu m$  in diameter and  $800\mu m$  in length. The driver IC on the top is measured about  $2.6mm \times 1.8mm$ . The optical IC on the bottom is measured about  $2.6mm \times 1.5mm$ . The SISCAP MZM in this config features a total RF length of  $480\mu m$  and occupies a silicon area of about  $0.18mm^2$ . The die size and other major building blocks of the 40Gb/s PAM-16 transmitter are similar to that of the OOK transmitter. Only the driver and SISCAP sections are modified for the segmented configuration in the PAM-16 transmitter.



Figure 4.42: Chip photograph of the 40Gb/s serial (OOK) optical transmitter: electrical driver IC (top) in 40nm CMOS and optical modulator IC in  $0.13\mu m$  SOI CMOS (bottom).

# 4.4.1. Test Setup

The test setup to evaluating the transmitter performance is given in Figure 4.43. The major focus of this setup is on the optical eye characteristics measurement. For the other parameters such as input return loss, CDR jitter tolerance, and BER, different configurations are implemented.

This setup consists of three major signal paths as marked with different colors in Figure 4.43.



Figure 4.43: Measurement setup of the optical transmitter for both 40G/s serial and PAM-16 operation.

In the electrical path, the FPGA board generates  $4 \times 10Gb/s$  input data streams and sends them to the master-slave CDR on the driver IC. The data stream can be programmed to different patterns like PRBS7, PRBS31, high frequency 01 alternation, low frequency alternation (multiple 0s and multiple 1s in consecutive), and etc. The reference clock of the CDR comes from an external signal source which can later be replaced by an inexpensive crystal oscillator. Various equipments are connected to the DUT (device under test) to monitor the laser power and bias conditions. The the modulator's optical output is captured by a high speed oscilloscope with a 40GHz optical plug-in module to convert light signal back into electrical signal. Along the optical path, a temperature controlled CW laser source provides the input of the SISCAP MZM. A polarization rotator is inserted between the laser source and the MZM to adjust the electric field's angle. The maximum modulation efficiency can be achieved when the electric field of the laser is lined up with the electrical field generated by the modulator's driving voltage. A close look of the setup in the DUT re-



Figure 4.44: A close look of the setup in the DUT region.

gion is drawn in Figure 4.44. Laser, going through a single-mode fiber (SMF), needs to be coupled in and out of the modulator which is a nontrivial task in practice. This is because the cross section of the on-chip optical waveguide is very small, typically less than a few micron in both directions. Several techniques can be implemented to realize the coupling which include grating coupling, butt coupling, end-fire coupling, and prism coupling [85].

Since the coupling loss is not a major concern, the butt coupling method is implemented in this work due to its simple form. In Figure 4.44, the fiber core is first moved to touch the edge of the optical die, and then aligned to the silicon waveguide. However, since there is no solid connections between the fiber and the waveguide, this coupling method is quite sensitive to any mechanical noise introduced by the surrounding environment. The situation is worse in the vertical direction because the optical mode only overlaps with the free carrier modulation region for tens of nanometers as explained in Chapter 3. Thus, the DUT as well as the other equipments are put on an optical table to isolate any kinds of vibrations. Even with the optical table, the mechanical noise still can't be completely removed. For example, the air flow around the DUT and moving parts such as heat sink fan inside the equipment can both shift the fiber back and forth. These noise factor must be considered when examining the result. The alignment of fiber to the silicon waveguide is achieved through a 3-axis stage controlled by piezoelectric actuators which has the required nanometer accuracy in the vertical direction.

4.4.2. Characterization Result

# Eye Diagram

The 40Gb/s serial transmitter is first characterized. In the test, the eye diagram only shows 20Gb/s data rate as plotted in Figure 4.45 [65] instead of the desired 40Gb/s. There is



Figure 4.45: Measured OOK modulation eye diagram showing 20Gb/s with large duty-cycle distortion.

also a large duty-cycle distortion observed in the optical eye with PRBS31 input pattern. Further investigation shows the expected 20GHz clock for the final serializer stage doesn't come out properly. After increasing the supply voltage by 20%, the 20GHz clock appears but its jitter is too big that the optical eye is completely closed. After some tests, this issue is identified to be a circuit bug in the frequency doubler. Due to mismatch and process variation, a DC term appears at the input of the XOR (exclusive or) gate in Figure 4.26 which causes the XOR gate to saturate and makes the input 10GHz clock override the 20*GHz* signal. The offset voltage also introduces the duty-cycle distortion. Increasing supply voltage can mitigate this issue. However, as the supply voltage becomes higher, the bias point of the other blocks may get affected which leads large jitter. The issue was not catched during the design phase because the mismatch effect was overlooked. Although the issue related to the frequency doubler requires the driver to operate at a voltage 20% higher than it was designed for, this is the highest speed demonstration of a CMOS photonic MZM ever reported.



Figure 4.46: Measured PAM-4 modulation eye diagram . (A)Without average in the scope settings. (B)With average in the scope settings.

The PAM-4 and PAM-16 optical eye diagrams with 17GHz optical filter enabled in the oscilloscope are then measured as shown in Figure 4.46 and Figure 4.47, respectively [65].

For PAM-4 modulation, the eye diagram indicates the transmitter can achieve an error free data rate of 20Gb/s. The optical eye is wide and open for each level.



Figure 4.47: Measured PAM-16 modulation eye diagram. (A)DC level sweep. (B)Running at 40Gb/s with bit errors due to eye closure.

In the DC level sweep test as shown in Figure 4.47(A), PAM-16 modulation demonstrates 16 equally spaced levels which behave like an optical DAC, a first time showcase of a 16-level segmented MZI, driven by an inverter based digital driver! The level separations are equal which proves the enhanced binary code weighted PAM-16 scheme is working properly.

Excessive optical noise is observed on the PAM-16 eye (Figure 4.47(B)) which may caused by power supply noise and mechanical vibration of the fiber. This noise is also a result of the wide bandwidth receiver that is optimized for OOK signals at higher data rates. Rise and fall times captured from this plot are 48-54ps which is 50% higher than the simulation result (30-33ps). We suspect this is caused by model inaccuracy - the parasitic capacitance predicted by the model is smaller than the real value. The reason leads to this discrepancy is still under investigation. To resolve this issue, the driver size can be increased to tolerate the larger loading capacitance.

**Extinction Ratio** The extinction ratio measurement result in PAM-16 is shown in Figure 4.48. The expected ER for this work is around 7dB. The measured results show the extinction



Figure 4.48: ER measurement result of the PAM-16 transmitter.

Ratio is around 7.4dB in both cases.

**Power Consumption** For the 40Gb/s OOK transmitter, although the eye is closed due to excessive jitter after increasing the supply, the power consumption data is still valid since all the internal logics are still toggling at the correct frequency. Operating at 40Gb/s with PRBS31 pattern, the modulation power of the OOK transmitter is 160mW (4pJ/bit). When the data rate is reduced to 20Gb/s, the modulation power becomes 90mW (4.5pJ/bit).

The 40Gb/s PAM-16 circuit consumes 10mW of power with PRBS31 pattern. This translates to 250fJ/bit which is the lowest power reported for an MZM at this speed. When configured to PAM-4 with 20Gb/s data rate, the modulation power is 5.8mW (0.29pJ/bit).

Power consumptions for the entire transmit data path including CDR, MZI and CW laser (complete transmit solution) are 480mW (error free OOK at 20Gb/s) and 446mW (error free PAM-4 at 20Gb/s).

These performance data is summarized in Table 4.5.

Data Rate	<b>20</b> <i>Gb</i> / <i>s</i>	<b>20</b> <i>Gb</i> / <i>s</i>	<b>40</b> <i>Gb</i> / <i>s</i>	<b>40</b> <i>Gb</i> / <i>s</i>
Modulation Scheme	OOK	PAM-4	OOK	PAM-16
Pattern	PRBS31	PRBS31	PRBS31	PRBS31
Rise/Fall(10%-90%)	<b>25</b> <i>ps</i>	<b>50</b> <i>ps</i>	_	<b>48</b> <i>ps</i>
Modulation Energy	<b>4.5</b> <i>pJ/bit</i>	<b>0.29</b> <i>pJ/bit</i>	4 <i>pJ/bit</i>	<b>0.25</b> <i>pJ/bit</i>
Total Power	<b>480</b> <i>mW</i>	<b>446</b> <i>mW</i>	550 <i>mW</i>	450 <i>mW</i>

Table 4.5: Performance summary of the two optical transmitters

**CDR** On the CDR measurement, the jitter tolerance has not been fully characterized yet due to lack of parallel BERT equipments. However, the transmitter runs over night with no errors with its input connected to a four channel PRBS31 pattern generator through a 30 inch long coaxial cable. The PI's control code, monitored via the test bus, exhibits a dithering behavior after lock, which proves the phase picking master-slave CDR is functioning. The measured power consumption of a single slave CDR is 18mW. The master CDR consumes 71mW power where the added power mainly comes from the LC tank VCO.

# 4.5. Summary

This chapter focuses on the transmitter performance enhancement. Among all characterization parameters, power reduction and speed improvement are the first to be considered. Then, the optimization methods are discussed on optical modulator and electrical driver separately.

For the optical modulator, reducing the size can help with the bandwidth. However, tradeoffs must be made among various parameters determined by the specific application. To reduce the power consumption, a PAM-16 modulation scheme is proposed. Different implementations of PAM-16 are also compared. The enhanced binary code weighted PAM-16, which has the best output linearity, is finally chosen for this work. A focal plane wire grid image sensor capable of extracting polarization information is proposed. The measured performance is good in visible wavelength range. Our simulation result also shows it has better PER performance in the communication wavelength range.

On the electrical driver side, similar analysis is carried out on power and speed in both system architecture level and key building blocks level. A master-slave CDR structure is selected to recover the input data impaired by jitter. Phase picking scheme is utilized in the slave CDR design to further save power. A tunable MEMS based oscillator is developed as a show case whose power consumption is reduced significantly.

Finally, the evaluation results of the two proposed optical transmitters are presented. One design bug in the frequency doubler is identified. Measurement results show the transmitters are running error free at 20Gb/s for both OOK and PAM-4 modulation schemes. The power consumption meets our design target.

# CHAPTER 5 : Conclusion and Future Works

# 5.1. Summary

The need for more bandwidth driven by streaming video and other data intensive applications has been steadily pushing the optical link speed to the 40Gb/s and 100Gb/s domain. Compared to a VCSEL or a ring resonator, a Mach-Zehnder Interferometer (MZI) modulator is the best solution for long distance (greater than 500m), high data rate (faster than 28Gb/s) optical communications. However, high power consumption, low link density and high cost seriously prevent traditional MZI from being the next generation of optical link technology.

To fundamentally reduce the cost of MZI, it is highly desirable to make the process C-MOS compatible with high efficiency, thus the modulation voltage, size, and power can be reduced to a level where advanced sub-1V CMOS circuits can be used as the driver.

To address the existing issues, this research proposes for the first time two silicon photonic MZI based optical transmitters, working with two modulation schemes: OOK or configurable PAM-N (N=4, 16), featuring 20Gb/s data rate and sub-pJ/bit modulation energy (PAM-4) using only 1V supply. The fully CMOS compatible photonic device is highly cost-effective in terms of integration, manufacturability and scalability.

The optical modulator is based on the patented SISCAP technology from CISCO Systems. Most of the work on the circuit design and the characterization was done at CISCO (formerly Lightwire) in Allentown, PA as part of the SERDES group. Compared with other silicon photonic modulator devices, such as MZI made with MOSCAP structure, P-i-N junction and the PN junction MZI, SISCAP operates in both depletion and accumulation region, moving a lot more free carriers at a given voltage. In addition, the concentration region of free carriers overlaps with maximum of the optical mode. Thus, the efficiency of SISCAP is at least a factor 10 higher than other types of MZI. After reviewing of optical modulator's history, fundamental properties and principles of operations in Chapter 2, the thesis focuses on the creation of an accurate circuit model of the SISCAP MZM. This model enables the co-simulation and optimization of optical modulators with the electrical driver using commercially available EDA tools. With the help of this model, the modulator's behaviors can be predicted and potential design and performance issues can be found in the early stage of the design. Thus, the design cycle as well as the NRE (non-recurring engineering) cost can be dramatically reduced.

To meet the performance target on power consumption and modulation speed, both the optical modulator and the electrical driver are extensively optimized. On the optical side, PAM-16 modulation scheme is proposed. Technique to improve the PAM-16 output linearity is also presented. A focal plane wire grid image sensor capable of extracting polarization information is also demonstrated. On the electrical driver side, power saving and speed boosting is achieved through careful architecture selection in both system level and block level.

The driver IC and optical modulator are fabricated in 40nm CMOS and  $0.13\mu m$  SOI CMOS process, respectively. The MZI modulator features a total RF length of  $480\mu m$  and occupies a silicon area of  $0.18mm^2$ . The measured OOK optical eye demonstrates an error free data rate up to 20Gb/s. The PAM-4 and PAM-16 optical eye as well as the equally-spaced DC optical levels for the PAM-16 are successfully demonstrated. The PAM-4 demonstrates an error free data rate of 20Gb/s. Due to electrical and mechanical noise, PAM-16 eye is partially closed at 40Gb/s.

Operating with PRBS31 pattern, the modulation power at 20Gb/s is 90mW (4.5pJ/bit) for OOK and 5.8mW (0.29pJ/bit) for PAM-4 which are the lowest reported in literature for silicon photonic MZI modulator. Power consumptions for the entire transmit data path including CDR, MZI and CW laser (complete transmit solution) are 480mW (OOK at 20Gb/s) and 446mW (PAM-4 at 20Gb/s).

# 5.2. Future Work

There are some issues found during the lab characterization of the proposed transmitter. The electrical driver IC had a design bug in the DLL that generated 20GHz signal causing the 40Gb/s output to be jittery and with duty cycle distortion. In future revisions, this bug could be fixed and the real 40Gb/s performance can be measured. Rise and fall times of PAM-16 are 48-54ps which is 50% higher than the simulation result (30-33ps). We suspect this is caused by model inaccuracy - the parasitic capacitance predicted by the model is smaller than the real value. The reason for this discrepancy is still under investigation. More lab measurements and simulations with existing models are required to correlate the results and identify the root cause of this discrepancy. In addition, the CDR performance has not been fully characterized yet due to lack of parallel BERT equipments.

For future development, the model of the optical device can be extended to include the schematic design, simulation, automatic layout generation, DRC (design rule check) and LVS (layout versus schematic) which forms a fully functional optical PDK (process design kit). The traveling wave matching can be further investigated. The phase modulation of SISCAP can also be explored to construct QPSK modulators. By combining the PAM-N and phase modulator, advanced modulation schemes such as QAM-N can also be realized.

## BIBLIOGRAPHY

- [1] CISCO Systems, "Cisco visual networking index: Forecast and methodology, 2011-2016," [Online]. Available: http://www.cisco.com/en/US/solutions/collateral/ns341/ns525/ns537/ns705/ns827/white\_paper\_c11-481360\_ns827\_Networking\_Solutions\_White\_Paper.html, May 2012.
- [2] A. Gara, "Supercomputing's symbiotic relationship with advanced optics," [Online]. Available: http://www.ofcnfoec.org/osa.ofc/media/Default/PDF/2011/2011Plenary\_ Gara.pdf, May 2011.
- [3] IBM, "Roadrunner super computer," [Online]. Available: http://www.top500.org/ system/9485, June 2008.
- [4] Fujitsu, "K super computer," [Online]. Available: http://www.top500.org/lists/2011/06/ highlights, June 2011.
- [5] B. Offrein, "Optical interconnects for computing applications," in *IEEE Photonics Conference (IPC)*, 2012, pp. 183–184.
- [6] A. L. Schawlow and C. H. Townes, "Infrared and optical masers," in *Physics Review*, vol. 112, no. 6, 1958, pp. 1940–1949.
- [7] D. A. Kidd, Collins Gem Latin Dictionary. HarperCollins Publishers, 1996.
- [8] NASA, "WHERE ARE THE VOYAGERS?" [Online]. Available: http://voyager.jpl.nasa. gov/where/index.html, Apr 2013.
- [9] S. Damaraju, V. George, S. Jahagirdar, T. Khondker, M. R., S. Sarkar, S. Scott, S. I., and A. Subbiah, "A 22nm IA multi-CPU and GPU System-on-Chip," in *ISSCC Dig. Tech. Papers*, 2012, pp. 56–57.
- [10] J. Yin, J. Ren, and H. Lu, "Quantum teleportation and entanglement distribution over 100-kilometre free-space channels," in *Nature*, vol. 488, 2012, pp. 185–188.
- [11] A. Einstein, "On the Electrodynamics of Moving Bodies," in *Annalen der Physik*, vol. 17, 1905, p. 891.
- [12] IEEE, "IEEE P802.11ac/D5.0," [Online]. Available: http://www.techstreet.com/ieee/ products/1827366, Jan 2013.
- [13] Gartner, "Gartner Says Worldwide PC, Tablet and Mobile Phone Combined Shipments to Reach 2.4 Billion Units in 2013," [Online]. Available: http://www.gartner. com/newsroom/id/2408515, Apr 2013.
- [14] ITRS, "INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2006 UPDATE FRONT END PROCESSES," [Online]. Available: http://www.itrs.net/ Links/2006Update/FinalToPost/07\_FEP2006Update.pdf, 2006.

- [15] J. P. Reynard, C. Verove, E. Sabouret, P. Motte, B. Descouts, C. Chaton, J. Michailos, and K. Barla, "Integration of Fluorine-doped Silicon oxide in copper pilot line for 0.12μm technology," in *Microelectronic Engineering*, vol. 60, no. 1, Jan 2002, pp. 113–118.
- [16] C. S. Yang, Y. H. Yu, K.-M. Lee, H.-J. Lee, and C. K. Choi, "Investigation of low dielectric carbon-doped silicon oxide films prepared by PECVD using methyltrimethoxysilane precursor," in *The Joint Meeting of 7th APCPST*, vol. 506, no. 0, 2006, pp. 50–54.
- [17] Q. Han, W. Chen, C. Waldfried, O. Escorcia, N. Sbrockey, T. Bridgewater, E. Moyer, and I. Berry, "Ultra low-k porous silicon dioxide films from a plasma process," in *Proceedings of the IEEE 2001 International Interconnect Technology Conference*, 2001, pp. 171–173.
- [18] IEEE, "IEEE P802.3bj 100 Gb/s Backplane and Copper Cable Task Force Channel Data," [Online]. Available: http://www.ieee802.org/3/100GCU/public/channel.html, Apr 2011.
- [19] J. Sonntag, J. Stonick, J. Gorecki, B. Beale, B. Check, X.-M. Gong, J. Guiliano, K. Lee, B. Lefferts, D. Martin, U.-K. Moon, A. Sengir, S. Titus, G.-Y. Wei, D. Weinlader, and Y. Yang, "An adaptive PAM-4 5Gb/s backplane transceiver in 0.25μm CMOS," in *Proceedings of the IEEE Custom Integrated Circuits Conference*, 2002, pp. 363– 366.
- [20] B. Zhu, T. Taunay, M. Fishteyn, X. Liu, S. Chandrasekhar, M. F. Yan, J. M. Fini, E. M. Monberg, and F. V. Dimarcello, "112-Tb/s Space-division multiplexed DWDM transmission with 14-b/s/Hz aggregate spectral efficiency over a 76.8-km seven-core fiber," in *Optical Express*, vol. 19, no. 17, 2011, pp. 16665–16671.
- [21] X. Zhou, L. E. Nelson, P. Magill, B. Zhu, P. Borel, D. Peckham, and K. Carlson, "12,000km Transmission of 100GHz Spaced, 8x495-Gb/s PDM Time-Domain Hybrid QPSK-8QAM Signals," in *Optical Fiber Communication Conference/National Fiber Optic Engineers Conference 2013*, 2013, p. OTu2B.4.
- [22] J. Hecht, *City of Light: The Story of Fiber Optics*. New York: Oxford University Press, 1999.
- [23] A. Einstein, "On the Quantum Theory of Radiation," in *Physikalische Zeitschrift*, vol. 18, 1917, pp. 121–128.
- [24] R. N. Hall, G. E. Fenner, J. D. Kingsley, T. H. Soltys, and R. O. Carlson, "Coherent light emission from GaAs junctions," in *Physical Review Letters*, vol. 9, no. 9, 1962, pp. 366–368.

- [25] K. M. Johnson, "High-speed photodiode signal enhancement at avalanche breakdown voltage," in *IEEE Transactions on Electron Devices*, vol. 12, no. 2, 1965, pp. 55–63.
- [26] N. Bloembergen, P. S. Pershan, and L. R. Wilcox, "Microwave modulation of light in paramagnetic crystals," in *Physical Review Letters*, vol. 120, no. 6, 1960, pp. 2014– 2023.
- [27] F. P. Kapron, D. B. Keck, and R. D. Maurer, "Radiation losses in glass optical waveguides," in *Applied Physics Letters*, vol. 17, no. 11, 1970, pp. 423–425.
- [28] H. Murata and N. Inagaki, "Low-loss single-mode fiber development and splicing research in Japan," in *IEEE Journal of Quantum Electron.*, vol. QE17, no. 6, 1981, pp. 835–849.
- [29] E. Desurvire, J. Simpson, and P. Becker, "High-gain erbium-doped traveling-wave fiber amplifier," in *Optics Letters*, vol. 12, no. 11, 1987, pp. 888–890.
- [30] J. A. Kash, A. Benner, F. E. Doany, D. Kuchta, B. G. Lee, P. Pepeljugoski, L. Schares, C. Schow, and M. Taubenblatt, "Optical Interconnects in Future Servers," in *Optical Fiber Communication Conference/National Fiber Optic Engineers Conference 2011*, 2011, p. OWQ1.
- [31] K. Schuh, B. Junginger, E. Lach, W. Idler, G. Veith, S. Vorbeck, M. Schneiders, P. Wagner, D. Werner, H. Haunstein, D. Breuer, R.-P. Braun, M. Paul, and A. Ehrhardt, "8x107 Gbit/s NRZ-VSB DWDM Field Transmission over 500 km SSMF," in *ITG Symposium on Photonic Networks*, 2009, pp. 1–4.
- [32] R.-P. Braun, "100gbit/s ip-router and dwdm transmission interoperability field tests," in *ITG Symposium on Photonic Networks*, 2011, pp. 1–3.
- [33] C. Gutierrez-Martinez, "Analog TV transmission via optical fiber using PWMsubcarrier," in *Proceedings of the 33rd Midwest Symposium on Circuits and Systems*, vol. 2, 1990, pp. 804–807.
- [34] P. J. Winzer, "Modulation and Multiplexing in Optical Communication Systems," [Online]. Available: http://photonicssociety.org/newsletters/feb09/modulation.pdf, Feb 2009.
- [35] J. Sinsky, A. Adamiecki, L. Buhl, G. Raybon, P. Winzer, O. Wohlgemuth, M. Duelk, C. Doerr, A. Umbach, H. G. Bach, and D. Schmidt, "A 107-Gbit/s Optoelectronic Receiver Utilizing Hybrid Integration of a Photodetector and Electronic Demultiplexer," in *Journal of Lightwave Technology*, vol. 26, no. 1, 2008, pp. 114–120.
- [36] M. Nakazawa, S. Okamoto, T. Omiya, K. Kasai, and M. Yoshida, "256-QAM (64 Gb/s) Coherent Optical Transmission Over 160 km With an Optical Bandwidth of 5.4 GHz," in *IEEE Photonics Technology Letters*, vol. 22, no. 3, 2010, pp. 185–187.
- [37] Y. Mori, C. Zhang, M. Usui, K. Igarashi, K. Katoh, and K. Kikuchi, "200-km transmission of 100-Gbit/s 32-QAM dual-polarization signals using a digital coherent receiver," in 35th European Conference on Optical Communication, 2009, pp. 1–2.
- [38] J. Yu, X. Zhou, Y.-K. Huang, S. Gupta, M.-F. Huang, T. Wang, and P. Magill, "112.8-Gb/s PM-RZ-64QAM optical signal generation and transmission on a 12.5GHz WDM grid," in Optical Fiber Communication (OFC), collocated National Fiber Optic Engineers Conference, 2010 Conference on (OFC/NFOEC), 2010, pp. 1–3.
- [39] A. Gnauck, P. Winzer, G. Raybon, M. Schnecker, and P. Pupalaikis, "10x224-Gb/s WDM Transmission of 56-Gbaud PDM-QPSK Signals Over 1890km of Fiber," in IEEE Photonics Technology Letters, vol. 22, no. 13, 2010, pp. 954–956.
- [40] C. E. Shannon, "A mathematical theory of communication," in *Bell System Technical Journal*, 1948, pp. 379–423,623–656.
- [41] J. R. Janesick, *Photon Transfer DN* $\rightarrow \lambda$ . SPIE Press, 2007.
- [42] K.-P. Ho, *Phase-Modulated Optical Communication Systems*. Springe, 2005.
- [43] A. Yariv, Introduction to Optical Electronics, 2nd ed. New York: Holt, Rinehart and Winston, 1976.
- [44] D. S. Chemla, T. C. Damen, D. A. B. Miller, A. C. Gossard, and W. Wiegmann, "Electroabsorption by Stark effect on room-temperature excitons in GaAs/GaAlAs multiple quantum well structures," in *Applied Physics Letters*, vol. 42, no. 10. AIP, 1983, pp. 864–866.
- [45] G. P. Agrawal, Fiber-Optic Communication Systems. John Wiley & Sons, Inc., 2010.
- [46] D. A. B. Miller, D. S. Chemla, T. C. Damen, A. C. Gossard, W. Wiegmann, T. H. Wood, and C. A. Burrus, "Electric field dependence of optical absorption near the band gap of quantum well structures," in *Physical Review B*, vol. 32, July 1985, pp. 1043–1060.
- [47] P. Basu, Theory of Optical Processes in Semiconductors: Bulk and Microstructures. Clarendon Press, Oxford, UK, 2003.
- [48] B. Nag, *Electron Transport in Compound Semiconductors*. Springer, Berlin, 1980.
- [49] S. Spector, C. Sorace, M. Geis, M. Grein, J. Yoon, T. Lyszczarz, E. Ippen, and F. Kartner, "Operation and Optimization of Silicon-Diode-Based Optical Modulators," in *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 16, no. 1, 2010, pp. 165–172.
- [50] H. Soda, K. ichi Iga, C. Kitahara, and Y. Suematsu1, "GalnAsP/InP Surface Emitting Injection Lasers," in *Japenese Journal of Applied Physics*, vol. 18, 1979, pp. 2329– 2330.

- [51] J. Proesel, B. Lee, A. Rylyakov, C. Baks, and C. Schow, "Ultra-low-power 10 to 28.5 Gb/s CMOS-driven VCSEL-based optical links [Invited]," in *IEEE/OSA Journal of Optical Communications and Networking*, vol. 4, no. 11, 2012, pp. B114–B123.
- [52] S. Kobayashi, Y. Yamamoto, M. Ito, and T. Kimura, "Direct Frequency Modulation In AlGaAs Semiconductor Lasers," in *IEEE Transactions on Microwave Theory and Techniques*, vol. 30, no. 4, 1982, pp. 428–441.
- [53] S. Kobayashi, Y. Yamamoto, , and T. Kimura, "Frequency and phase modulation of semiconductor lasers," in *Topics in Lightwave Transmission Systems*, 1991, pp. 151–202.
- [54] T.-H. Wu, J.-P. Wu, and Y.-J. Chiu, "Low-Power-Driven and Low-Optical-Loss 40-Gb/s Electroabsorption Modulator Using Self-Aligned Two-Step Undercut-Etched Waveguide," in *IEEE Electron Device Letters*, vol. 33, no. 7, 2012, pp. 1021–1023.
- [55] C. Li, R. Bai, A. Shafik, E. Tabasy, G. Tang, C. Ma, C.-H. Chen, Z. Peng, M. Fiorentino, P. Chiang, and S. Palermo, "A ring-resonator-based silicon photonics transceiver with bias-based wavelength stabilization and adaptive-power-sensitivity receiver," in *ISSCC Dig. Tech. Papers*, 2013, pp. 124–125.
- [56] M. J. Deen and P. Basu, Silicon Photonics Fundamnetals and Devices. John Wiley & Sons, Inc., 2012.
- [57] F. Koyama and K. Iga, "Frequency chirping in external modulators," in *Journal of Lightwave Technology*, vol. 6, no. 1, Jan 1988, pp. 87–93.
- [58] A. Liu, L. Liao, D. Rubin, H. Nguyen, B. Ciftcioglu, Y. Chetrit, N. Izhaky, and M. Paniccia, "High-speed optical modulation based on carrier depletion in a silicon waveguide," in *Optical Express*, vol. 15, no. 2, Jan 2007, pp. 660–668.
- [59] N.-N. Feng, S. Liao, D. Feng, P. Dong, D. Zheng, H. Liang, R. Shafiiha, G. Li, J. E. Cunningham, A. V. Krishnamoorthy, and M. Asghari, "High Speed Silicon Carrier-Depletion Mach-Zehnder Modulator with 1.4V-cm VπL," in *Integrated Photonics Research, Silicon and Nanophotonics and Photonics in Switching*. Optical Society of America, 2010, p. IMB3.
- [60] G. V. Treyz, P. May, and J.-M. Halbout, "Silicon optical modulators at 1.3μm based on free-carrier absorption," in *IEEE Electron Device Letters*, vol. 12, no. 6, 1991, pp. 276–278.
- [61] C. Tang and G. Reed, "Highly efficient optical phase modulator in SOI waveguides," in *Electronics Letters*, vol. 31, no. 6. IET, 1995, pp. 451–452.
- [62] A. Liu, R. Jones, L. Liao, D. Samara-Rubio, D. Rubin, O. Cohen, R. Nicolaescu, and M. Paniccia, "A high-speed silicon optical modulator based on a metal-oxidesemiconductor capacitor," in *Nature*, vol. 427, Feb 2004, pp. 615–618.

- [63] J. Basak, L. Liao, A. Liu, D. Rubin, Y. Chetrit, H. Nguyen, D. Samara-Rubio, R. Cohen, N. Izhaky, and M. Paniccia, "Developments in Gigascale Silicon Optical Modulators Using Free Carrier Dispersion Mechanisms," in *Advances in Optical Technologies*, 2008.
- [64] D. D'Andrea, "CMOS Photonics Today and Tomorrow Enabling Technology," [Online]. Available: http://www.ofcnfoec.org/osa.ofc/media/Default/PDF/2009/ 09-Dandrea.pdf, Sept 2009.
- [65] X. Wu, B. Dama, P. Gothoskar, P. Metz, K. Shastri, S. Sunder, J. Van der Spiegel, Y. Wang, M. Webster, and W. Wilson, "A 20Gb/s NRZ/PAM-4 1V transmitter in 40nm CMOS driving a Si-photonic modulator in 0.13μm CMOS," in *ISSCC Dig. Tech. Papers*, 2013, pp. 128–129.
- [66] K. Shastri, "CMOS Photonics," in 2009 Asia Communications and Photonics Conference and Exhibition (ACP), nov. 2009, pp. 1–2.
- [67] M. Watts, W. Zortman, D. Trotter, R. Young, and A. Lentine, "Low-Voltage, Compact, Depletion-Mode, Silicon Mach-Zehnder Modulator," in *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 16, no. 1, 2010, pp. 159–164.
- [68] Q. Xu, S. Manipatruni, B. Schmidt, J. Shakya, and M. Lipson, "12.5 Gbit/s carrierinjection-based silicon micro-ring silicon modulators," in *Optical Express*, vol. 15, no. 2. OSA, Jan 2007, pp. 430–436.
- [69] X. Zheng, J. Lexau, Y. Luo, H. Thacker, T. Pinguet, A. Mekis, G. Li, J. Shi, P. Amberg, N. Pinckney, K. Raj, R. Ho, J. E. Cunningham, and A. V. Krishnamoorthy, "Ultra-lowenergy all-CMOS modulator integrated with driver," in *Optical Express*, vol. 18, no. 3, Feb 2010, pp. 3059–3070.
- [70] Chelsio, "T4 Unified Wire Adapters," [Online]. Available: http://www.chelsio.com/nic/ t4-unified-wire-adapters/.
- [71] A. Larsson, "Advances in VCSELs for Communication and Sensing," in IEEE Journal of Selected Topics in Quantum Electronics, 2011, pp. 1–17.
- [72] Addoncomputer, "X2-10G-MMF-AO 10GBASE X2 Transceiver," [Online]. Available: http://www.addoncomputer.com/data\_sheets/X2-10GB-LRM-AO.pdf.
- [73] D. Marris-Morini, L. Vivien, G. Rasigade, J.-M. Fedeli, E. Cassan, X. Le Roux, P. Crozat, S. Maine, A. Lupu, P. Lyan, P. Rivallin, M. Halbwax, and S. Laval, "Recent Progress in High-Speed Silicon-Based Optical Modulators," in *Proceedings of the IEEE*, vol. 97, no. 7, 2009, pp. 1199–1215.
- [74] U. Berkeley, "The Spice Page," [Online]. Available: http://bwrcs.eecs.berkeley.edu/ Classes/IcBook/SPICE/, 2013.

- [75] M. Ghiron, P. Gothoskar, R. K. Montgomery, V. Patel, S. Pathak, K. Shastri, and K. A. Yanushefski, "High speed silicon-based electro-optic modulator," US Patent US7 065 301 B2, May 8, 2003. [Online]. Available: http://www.google.com/patents/ US7065301
- [76] P. Gothoskar, V. Patel, D. Piede, K. Shastri, and M. Webster, "Silicon-based optical modulator for analog applications," US Patent US 7657130 B2, 10 08, 2008. [Online]. Available: http://www.google.com/patents/US7657130
- [77] K. S. Mark Webster, Anujit Shastri, "Advanced modulation formats for silicon-based optical modulators," US Patent US8 320 720 B2, Aug 19, 2009. [Online]. Available: http://www.google.com/patents/US8320720
- [78] R. Romano, K. Shastri, and M. Webster, "Silicon-Based Optical Modulator With Improved Efficiency And Chirp Control," US Patent US20 100 316 324 A1, 10 08, 2010. [Online]. Available: http://www.google.com/patents/US20100316324
- [79] G. Farrell, "Introduction to System Planning and Power Budgeting," [Online]. Available: http://www.electronics.dit.ie/staff/gfarrell/OptSysPlan/4.1%20Intro% 20to%20System%20Planning%20and%20Pwr%20Budgets.pdf, 2005.
- [80] R. Soref and B. Bennett, "Electrooptical effects in silicon," in IEEE Journal of Quantum Electron, vol. QE-23, 1987, pp. 123–129.
- [81] P. Drude, "Zur Elektronentheorie der Metalle," in Annalen der Physik, vol. 306, no. 3. WILEY-VCH Verlag, 1900, pp. 566–613.
- [82] G. Cocorullo, F. Della Corte, and I. Rendina, "Temperature dependence of the thermo-optic coefficient in crystalline silicon between room temperature and 550 K at the wavelength of 1523nm," in *Applied Physics Letters*, vol. 74, no. 22, 1999, pp. 3338–3340.
- [83] H. Chengming, *Modern Semiconductor Devices for Integrated Circuits*. Prentice Hall, 2009.
- [84] H. Kogelnik, Theory of Optical Waveguides in Guided-wave Optoelectronics, T. Tamir, ed. Springer Verlag, Berlin, 1990.
- [85] G. T. Reed and A. P. Knights, Silicon Photonics: An Introduction. John Wiley & Sons, 2004.
- [86] Luxtera, "Luxtera Opens Industry Leading Silicon CMOS Photonic Process to Op-SIS Community," [Online]. Available: http://www.luxtera.com/download-document/ 88-luxtera-opens-industry-leading-silicon-cmos-photonic-process-to-opsis-community. html, Jan 2012.
- [87] R. Hull, *EMIS Datareviews:Properties of Crystalline Silicon*. IET,London, 1999.

- [88] IEEE, "IEEE P802.3ba 40Gb/s and 100Gb/s Ethernet Task Force," [Online]. Available: http://grouper.ieee.org/groups/802/3/ba/, Jun 2010.
- [89] M. Webster, V. Patel, P. Gothoskar, and D. Piede, "Dopant profile control for high speed silicon-based optical modulators," US Patent US8 363 986 B2, Mar 10, 2010. [Online]. Available: http://www.google.com/patents/US8363986
- [90] J. Proesel, B. Lee, A. Rylyakov, C. Baks, and C. Schow, "Ultra-low-power 10 to 28.5 Gb/s CMOS-driven VCSEL-based optical links [Invited]," in *IEEE/OSA Journal of Optical Communications and Networking*, vol. 4, no. 11, 2012, pp. B114–B123.
- [91] G. L. Li, T. G. B. Mason, and P. Yu, "Analysis of segmented traveling-wave optical modulators," in *Journal of Lightwave Technology*, vol. 22, no. 7, 2004, pp. 1789– 1796.
- [92] S. M. Kang and Y. Leblebici, CMOS DIGITAL INTEGRATED CIRCUITS ANALYSIS AND DESIGN Third Edition. McGraw Hill, 2002.
- [93] A. Chen and E. J. Murphy, *Broadband Optical Modulators, Science, Technology, and Applications*. CRC Press, Taylor & Francis Group, 2011.
- [94] B. Dama and K. Shastri, "Optical modulator utilizing multi-level signaling," US Patent US7 483 597 B2, Oct 19, 2006. [Online]. Available: http://www.google.com/patents/ US7483597
- [95] S. Bottacchi, Noise and Signal Interference in Optical Fiber Transmission Systems: An Optimum Design Approach. John Wiley & Sons, 2008.
- [96] X. Wu, M. Zhang, N. Engheta, and J. Van der Spiegel, "Design of a monolithic CMOS image sensor integrated focal plane wire-grid polarizer filter mosaic," in *IEEE Custom Integrated Circuits Conference (CICC)*, 2012, pp. 1–4.
- [97] Luxtera, "Luxtera Announces Technology Breakthrough of Germanium-SOI-CMOS Enabled Integrated Photodetector on Mainstream Wafer," [Online]. Available: http://www.luxtera.com/download-document/ 17-luxtera-announces-technology-breakthrough-of-germanium-enabled.html, Mar 2007.
- [98] A. El Gamal and H. Eltoukhy, "CMOS image sensors," in IEEE Circuits and Devices Magazine, vol. 21, no. 3, 2005, pp. 6–20.
- [99] E. Fossum, "CMOS image sensors: electronic camera-on-a-chip," in IEEE Transactions on Electron Devices, vol. 44, no. 10, 1997, pp. 1689–1698.
- [100] M. Momeni and A. Titus, "An analog VLSI chip emulating polarization vision of octopus retina," in *IEEE Transactions on Neural Networks*, vol. 17, no. 1, 2006, pp. 222–232.

- [101] X. Zhao, F. Boussaid, A. Bermak, and V. Chigrinov, "Thin Photo-Patterned Micropolarizer Array for CMOS Image Sensors," in *IEEE Photonics Technology Letters*, vol. 21, no. 12, 2009, pp. 805–807.
- [102] V. Gruev, J. V. der Spiegel, and N. Engheta, "Dual-tier thin film polymer polarization imaging sensor," in *Optical Express*, vol. 18, no. 18. OSA, Aug 2010, pp. 19292– 19303.
- [103] V. Gruev and R. Perkins, "A 1 MPixel CCD image sensor with aluminum nanowire polarization filter," in *IEEE International Symposium on Circuits and Systems(ISCAS)*, 2010, pp. 629–632.
- [104] S.-S. Lin, K. Yemelyanov, E. N. Pugh, and N. Engheta, "Polarization enhanced visual surveillance techniques," in *IEEE International Conference on Networking, Sensing* and Control,, vol. 1, 2004, pp. 216–221.
- [105] T. Tokuda, H. Yamada, K. Sasagawa, and J. Ohta, "Polarization-analyzing CMOS image sensor using monolithically embedded polarizer for microchemistry systems," in *IEEE International Symposium on Circuits and Systems(ISCAS)*, 2009, pp. 313– 316.
- [106] M. Sarkar, D. San Segundo Bello, C. Van Hoof, and A. Theuwissen, "Integrated Polarization Analyzing CMOS Image Sensor for Material Classification," in *IEEE Sensors Journal*, vol. 11, no. 8, 2011, pp. 1692–1703.
- [107] J. S. Hamel, "LC Tank Voltage Controlled Oscillator Tutorial," [Online]. Available: www.pldworld.info/\_hdl/2/-asic.uwaterloo.ca/files/vcotut.pdf, 2005.
- [108] X. Wu, C. Zuo, M. Z. J. V. der Spiegel, and G. Piazza, "A 47μW 204MHz AIN Contour-Mode MEMS based Tunable Oscillator in 65nm CMOS," in *IEEE International Symposium on Circuits and Systems (ISCAS)*, 2013.
- [109] S. Rai and et al., "A digitally compensated 1.5 GHz CMOS/FBAR frequency reference," in *IEEE Transaction on Ultrasonics, Ferroelect. Frequency Control*, vol. 57, no. 3, March 2010, pp. 552–561.
- [110] G. Piazza and et al., "Piezoelectric aluminum nitride vibrating contour-mode MEMS resonators," in *Journal of Microelectromech. System*, vol. 15, 2006, pp. 1406–1418.
- [111] P. J. Stephanou and et al., "GHz contour extensional mode aluminum nitride resonators," in *Proc. IEEE Intl. Ultrason. Symp.*, 2006, pp. 2401–2404.
- [112] C.-M. Lin and et al., "A novel weighted method for layered SAW filters using slanted finger interdigital transducers," in *Journal of Physics D: Applied Physics*, vol. 39, 2006, pp. 466–470.
- [113] C. Zuo and et al., "Multi-Frequency Pierce Oscillators Based On Piezoelectric AIN Contour-Mode MEMS Resonators," in *IEEE International Frequency Control*, 2008.

- [114] J. D. L. III and et al., "Modified Butterworth-Van Dyke Circuit for FBAR Resonators and Automated Measurement System," in *IEEE Ultrasonics Symposium*, Oct 2000, pp. 863–868.
- [115] E. A. Vittoz and et al., "High-Performance Crystal Oscillator Circuits: Theory and Application," in *IEEE Journal of Solid-State Circuits*, vol. 23, no. 3, Jun 1988.
- [116] C.-M. Lin and et al., "Thermally compensated aluminum nitride Lamb wave resonators for high temperature applications," in *Applied Physics Letters*, vol. 97, no. 8, Aug 2010.
- [117] H. Lavasani and et al., "Electronic Temperature Compensation of Lateral Bulk Acoustic Resonator Reference Oscillators Using Enhanced Series Tuning Technique," in *IEEE Journal of Solid-State Circuits*, vol. 47, no. 6, June 2012, pp. 1381–1393.
- [118] R. C. Walker, "Designing bang-bang PLLs for clock and data recovery in serial data transmission systems," in *Phase-Locking in High-Performance Systems* From Devices to Architectures, B. Razavi, Ed.. New York: IEEE Press, 2003, pp. 34–45.
- [119] J. D. H. Alexander, "Clock recovery from random binary data," in *Electronic Letter*, vol. 11, Oct 1975, pp. 541–542.
- [120] J. Yuan and C. Svensson, "High-speed CMOS circuit technique," in *IEEE Journal of Solid-State Circuits*, vol. 24, no. 1, 1989, pp. 62–70.
- [121] S. Sidiropoulos and M. Horowitz, "A semi-digital DLL with unlimited phase shift capability and 0.08-400 MHz operating range," in *ISSCC Dig. Tech. Papers*, 1997, pp. 332–333.