

University of Pennsylvania ScholarlyCommons

Departmental Papers (BE)

Department of Bioengineering

May 2002

On-off differential current-mode circuits for Gabortype spatial filtering

Bertram E. Shi Hong Kong University of Science and Technology

Thomas Yu Wing Choi Hong Kong University of Science and Technology

Kwabena A. Boahen University of Pennsylvania, boahen@seas.upenn.edu

Follow this and additional works at: http://repository.upenn.edu/be_papers

Recommended Citation

Shi, B. E., Choi, T. Y., & Boahen, K. A. (2002). On-off differential current-mode circuits for Gabor-type spatial filtering. Retrieved from http://repository.upenn.edu/be_papers/22

Copyright 2002 IEEE. Reprinted from *Proceedings of the IEEE Symposium on Circuits and Systems* 2002 (ISCAS 2002), Volume 2, pages II-724 - II-727. Publisher URL: http://ieeexplore.ieee.org/xpl/tocresult.jsp?isNumber=21785&page=12

This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Pennsylvania's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permissions@ieee.org. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

This paper is posted at ScholarlyCommons. http://repository.upenn.edu/be_papers/22 For more information, please contact libraryrepository@pobox.upenn.edu.

On-off differential current-mode circuits for Gabor-type spatial filtering

Abstract

We describe a current-mode circuit for Gabor-type image filtering which uses a differential representation where positive (on) and negative (off) signals are encoded using separate channels. Previous current-mode implementations represented positive and negative signals as variations around a constant bias at every pixel. However, this bias current has several disadvantages. First, variations in it introduce significant additive fixed pattern noise to the output. Second, it dissipates power even with zero input. Third, if the output is encoded using the Address Event Representation, the bias current sets up a quiescent firing rate which loads the bus. The architecture proposed here alleviates these problems since a zero signal is encoded as nearly zero current in both channels. On the other hand, the transistor count and the address space are doubled. Measurements from a 1 by 25 pixel array with a cell size of 64 μ m by 540 μ m was fabricated in the AMI 1.5 μ m process available through MOSIS. Quiescent power dissipation was 5 μ W total.

Comments

Copyright 2002 IEEE. Reprinted from *Proceedings of the IEEE Symposium on Circuits and Systems* 2002 *(ISCAS 2002)*, Volume 2, pages II-724 - II-727. Publisher URL: http://ieeexplore.ieee.org/xpl/tocresult.jsp?isNumber=21785&page=12

This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Pennsylvania's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permissions@ieee.org. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

On-Off Differential Current-mode Circuits for Gabor-type Spatial Filtering

Bertram E. SHI¹, Thomas Yu Wing CHOI¹ and Kwabena BOAHEN²

¹Department of Electrical and Electronic Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong, {eebert, eethomas}@ee.ust.hk

> ²Department of Bioengineering, University of Pennsylvania, Philadelphia, PA 19104-6392, kwabena@neuroengineering.upenn.edu

Kwabena@neuroengmeering.upenn.v

II - 724

ABSTRACT

We describe a current-mode circuit for Gabor-type image filtering which uses a differential representation where positive (on) and negative (off) signals are encoded using separate channels. Previous current-mode implementations represented positive and negative signals as variations around a constant bias at every pixel. However, this bias current has several disadvantages. First, variations in it introduce significant additive fixed pattern noise to the output. Second, it dissipates power even with zero input. Third, if the output is encoded using the Address Event Representation, the bias current sets up a quiescent firing rate which loads the bus. The architecture proposed here alleviates these problems since a zero signal is encoded as nearly zero current in both channels. On the other hand, the transistor count and the address space are doubled. Measurements from a 1 by 25 pixel array with a cell size of 64um by 540um was fabricated in the AMI1.5um process available through MOSIS. Quiescent power dissipation was 5uW total.

1. INTRODUCTION

2D Gabor filters have been used to model the receptive field profiles of orientation selective neurons in the visual cortex. These filters have also been used as front end pre-processing stages for applications such as image motion analysis, and texture and face recognition. Typically, the input image is convolved with a set of Gabor filters tuned to different orientations, where the magnitude of the filter output is large where the filter orientation matches that in the input image.

The impulse response of a Gabor filter is a complex exponential waveform modulated by a Gaussian function. A Gabor-type filter has a impulse response which is a complex exponential modulated by any low pass function, e.g. in 1D

$$h(n) = H_{\Omega} \frac{\Delta \Omega}{2} e^{-\Delta \Omega |n|} e^{j\Omega n}$$
(1)

This filter is tuned to respond maximally to a spatial frequency Ω with gain $H_{\Omega} > 0$ and 6dB half bandwidth $\Delta \Omega > 0$. A focal plane implementation of an analog VLSI

current mode circuit implementing Gabor-type spatial filters with impulse response (1) was reported in [1], where the real and complex parts of the filter output were each represented as the variation in a single current around a quiescent bias value. However, this bias current has several disadvantages. First, variations in this bias current due to mismatch add significant fixed pattern noise to the output. In [1], the measured fixed pattern noise in the output was 26%-38% of the bias current. Second, the array dissipates power even with zero input. Finally, if the array output is encoded using spiking neuron circuits for inter-chip transmission via the Address Event Representation (AER) protocol, the bias contributes to a mean spiking rate which loads the AER bus even with a zero input signal.

2. SINGLE CURRENT ARCHITECTURE

In this section, we briefly review the current mode Gabortype spatial filtering architectures which used a single current to represent each signal[1]. For clarity, we assume 1D images throughout the paper and refer to [1] for the extension to 2D.

The filter output can be expressed as the solution to the following set of equations:

$$0 = \alpha_{1}i_{r}(n-1) - (1+2\alpha_{1})i_{r}(n) + \alpha_{1}i_{r}(n+1) - \alpha_{2}i_{i}(n-1) + \alpha_{2}i_{i}(n+1) + u(n) 0 = \alpha_{1}i_{i}(n-1) - (1+2\alpha_{1})i_{i}(n) + \alpha_{1}i_{i}(n+1) + \alpha_{2}i_{r}(n-1) - \alpha_{2}i_{r}(n+1)$$
(2)

where *n* is the pixel index, $i_r(n)$ and $i_i(n)$ are the real and imaginary parts of i(n) and

$$\alpha_1 = \frac{\cos\Omega}{(\Delta\Omega)^2 H_{\Omega}} \qquad \alpha_2 = \frac{\sin\Omega}{(\Delta\Omega)^2 H_{\Omega}} \qquad H_{\Omega} = 1 + \frac{2 - 2\cos\Omega}{(\Delta\Omega)^2}$$

A block diagram of a current mode circuit implementation of (2) as well as transistor level schematics of each block are shown in Figure 1. The larger blocks detailed in Figure 1(b) implement the first lines of each equation in (2) using transistors operating as "pseudo-resistors" or "diffusors"[2][3]. The bias currents I_{bias} are added to each node because the filter output can be both positive and negative, but the diffusor circuit in Figure 1(b) operates correctly only if all cur-



(c)

Fig. 1: (a) A block diagram of the circuit architecture implementing equation (2). Each signal u, i_r and i_i is a spatially distributed array representing the input and output images. The z operator represents a spatial shift. (b,c) Transistor level implementations of the blocks in (a).

rents are positive. The difference between V_h and V_v controls the value of α_1 . The cross couplings between the real and imaginary parts of the filter response are implemented using current amplifiers as shown in Figure 1(c). The gain α_2 depends exponentially on the difference between source voltages V_{s1} and V_{s2} . The filter can be tuned to any desired values of $0 \le \Omega \le \pi/2$ and $\Delta \Omega \ge 0$ adjusting the voltages V_h , V_v , V_{s1} and V_{s2} .

3. DIFFERENTIAL ARCHITECTURES

3.1 Linear Differential Architecture

A simple linear differential architecture can be obtained by defining the input and outputs of the filter as the differences between two signals: $u(n) = u_{+}(n) - u_{-}(n)$, $i_{r}(n) = i_{r+}(n) - i_{r-}(n)$ and $i_{i}(n) = i_{i+}(n) - i_{i-}(n)$ where the subscripts + and - denote the positive and negative parts. Consider the following set of equations:

$$0 = \alpha_{1}i_{r+1}(n-1) - (1+2\alpha_{1})i_{r+1}(n) + \alpha_{1}i_{r+1}(n+1) + \alpha_{2}i_{i.}(n-1) + \alpha_{2}i_{i+1}(n+1) + u_{+}(n) 0 = \alpha_{1}i_{r.}(n-1) - (1+2\alpha_{1})i_{r.}(n) + \alpha_{1}i_{r.}(n+1) + \alpha_{2}i_{i+1}(n-1) + \alpha_{2}i_{i.}(n+1) + u_{n}(n) 0 = \alpha_{1}i_{i+1}(n-1) - (1+2\alpha_{1})i_{i+1}(n) + \alpha_{1}i_{i+1}(n+1) + \alpha_{2}i_{r+1}(n-1) + \alpha_{2}i_{r.}(n+1) 0 = \alpha_{1}i_{i.}(n-1) - (1+2\alpha_{1})i_{i.}(n) + \alpha_{1}i_{i.}(n+1) + \alpha_{2}i_{r}(n-1) + \alpha_{2}i_{r-1}(n+1)$$
(3)

which can be implemented using the block diagram shown in Figure 2. By eliminating the negative gains, we ensure



Fig. 2: System level implementation of equation (3) where each variable is encoded differentially. The circuit implementations of each block are similar to those shown in Figure 1, except the circuits are doubled to process the positive and negative components separately.

that the currents in the diffuser network are always positive and eliminate the need for the constant bias current. However, this adversely affects the stability of the array, as shown below.

By subtracting the second equation from the first and the fourth equation from the third, we can verify that $i_r(n)$ and $i_i(n)$ satisfy (2). For a complete characterization of the output, we must also consider the common mode response. Define the common mode components of the input to be

$$u_c(n) = 0.5(u_+(n) + u_-(n))$$

and similarly for $i_{rc}(n)$ and $i_{ic}(n)$. Adding the first two and second two equations in (3), we obtain

$$\begin{bmatrix} 0\\ 0 \end{bmatrix} = \begin{bmatrix} \alpha_1 & \alpha_2\\ \alpha_2 & \alpha_1 \end{bmatrix} \begin{bmatrix} i_{rc}(n-1)\\ i_{ic}(n-1) \end{bmatrix} - \begin{bmatrix} 1+2\alpha_1 & 0\\ 0 & 1+2\alpha_1 \end{bmatrix} \begin{bmatrix} i_{rc}(n)\\ i_{ic}(n) \end{bmatrix} + \begin{bmatrix} \alpha_1 & \alpha_2\\ \alpha_2 & \alpha_1 \end{bmatrix} \begin{bmatrix} i_{rc}(n+1)\\ i_{ic}(n+1) \end{bmatrix} + \begin{bmatrix} u_c(n)\\ 0 \end{bmatrix}$$
(4)

Assume an infinite array and define $U_c(e^{j\omega_x}) = \sum_n u_c(n)e^{-jn\omega_x}$ for $\omega_x \in [-\pi, \pi)$ to be the spatial Discrete Fourier transform of the input u(n) and similarly for $I_{ic}(e^{j\omega_x})$ and $I_{rc}(e^{j\omega_x})$. Taking the discrete Fourier transform of both sides of (4), we obtain

$$\begin{bmatrix} 0\\ 0 \end{bmatrix} = -A(e^{j\omega_1}) \begin{bmatrix} I_{rc}(e^{j\omega_1})\\ I_{ic}(e^{j\omega_1}) \end{bmatrix} + \begin{bmatrix} U_c(e^{j\omega_1})\\ 0 \end{bmatrix}$$

where

$$A(e^{j\omega_x}) = \begin{bmatrix} 1 + 2\alpha_1 - 2\alpha_1 \cos \omega_x & -2\alpha_2 \cos \omega_x \\ -2\alpha_2 \cos \omega_x & 1 + 2\alpha_1 - 2\alpha_1 \cos \omega_x \end{bmatrix}$$

The common mode component of the response will be stable as long as all of the eigenvalues of the $A(e^{j\omega_x})$ matrix are positive for all ω_x . The eigenvalues of $A(e^{j\omega_x})$ are $s = 1 + 2\alpha_1 - 2(\alpha_1 \pm \alpha_2)\cos\omega_x$, which are positive for all ω_x if and only if $|\alpha_2| < 1/2$ and $|\alpha_2| < 2\alpha_1 + 1/2$. If the α_1 term is implemented using diffusers as suggested here, then $\alpha_1 > 0$ and only the first inequality is relevant. Unfortunately this excludes a large proportion of the filter parameter space, corresponding to sharp filter tunings. See Figure 3.

3.2 Differential On-Off Architectures

To avoid the instability in the common mode component, we add circuits which limit the common mode signals. Each of these circuits takes two unidirectional input currents and outputs two unidirectional currents where the difference between the two output currents is the same as the difference



Fig. 3: The common mode components of the linear differential architecture are unstable for small values of relative half bandwidth $(\Delta\Omega)/\Omega$, as indicated by the shaded region.

between the two input currents, but one of the output currents is close to zero. Mathematically,

$$i_{out+} = i_{in+} - \min(i_{in+}, i_{in-})$$

 $i_{out-} = i_{in-} - \min(i_{in+}, i_{in-})$

A transistor circuit which approximates this function is shown in Figure 4. This circuit limits the common mode component of the signal to one half the magnitude of the differential component.



Fig. 4: The on/off circuit whose output has the same differential component as the input, but limits the common mode response.

Figure 5 shows block diagrams of one possible differential implementation using this on/off circuit where the on-off circuit is applied at the input of the diffuser network. A non differential version of this is analysed in [2]. Because positive input current flows out of the circuit, the spatial shift circuits with current gain are implemented using the circuits shown on the right hand side of Figure 1(c).

4. EXPERIMENTAL RESULTS

A 1x25 pixel array was fabricated using the architecture shown in Figure 5 using the AMI 1.5um process available thorough MOSIS. The layout of the Gabor processing circuits occupied 64um x 540um. The layout was deliberately



Fig. 5: Block diagram of a differential implementation of Gabor-type filtering with On/off circuits to suppress instability in the common mode component.

made narrow and tall maximize the number of pixels which could be implemented on the 2.2mm by 2.2mm die. Quiescent power dissipation was 5uW total (200nW per pixel) at a power supply voltage of 5V.

Figure 6 shows the measured results from the array to a spatial impulse input. The array is tuned to $\Omega \approx 0.3\pi$ and $\Delta\Omega \approx 0.5\Omega$, which is in the unstable region of the linear differential architecture, indicating that the on/off circuit is effective in suppressing the instability of the linear architecture.

5. CONCLUSION

We have described a differential current mode implementation of Gabor-type spatial filtering which alleviates some of the problems encountered with a single ended architecture, at the expense of doubling the hardware complexity. Because the common mode response of a simple linear differential implementation is unstable for a large part of the desired filter parameter space, it is necessary to add a nonlinear element to limit the common mode response. Measured results from a 1x25 pixel array confirm proper operation.

ACKNOWLEDGEMENTS

This work was supported by the Hong Kong Research Grants Council under grants HKUST6216/98E and HKUST6218/01E.



Fig. 6: Measured raw measured output from 1x25 array. (a) Positive (solid line) and negative (dotted line) components of input. (b) Differential component of input. (c) Positive and negative components of even response. (d) Positive and negative components of odd response. (e) Differential components of odd and even responses.

REFERENCES

- B. E. Shi, "A low power orientation selective vision sensor," *IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing*, vol. 47, no. 5, pp. 435-440, May 2000.
- [2] A G Andreou and K A Boahen, "Translinear Circuits in Subthreshold MOS", Analog Integrated Circuits and Signal Processing, vol. 9, pp. 141-166, 1996.
- [3] E. A. Vittoz, "Pseudo-resistive networks and their applications to analog collective computation," Proc. 7th Int. Conf. Artificial Neural Networks, Lausanne, Switzerland, pp. 1133-1150, Oct. 1997.