University of Windsor Scholarship at UWindsor

Electronic Theses and Dissertations

2012

A PLL based built-in self-test for MEMS sensors

Tareq Supon University of Windsor

Follow this and additional works at: http://scholar.uwindsor.ca/etd

Recommended Citation

Supon, Tareq, "A PLL based built-in self-test for MEMS sensors" (2012). Electronic Theses and Dissertations. Paper 143.

This online database contains the full-text of PhD dissertations and Masters' theses of University of Windsor students from 1954 forward. These documents are made available for personal study and research purposes only, in accordance with the Canadian Copyright Act and the Creative Commons license—CC BY-NC-ND (Attribution, Non-Commercial, No Derivative Works). Under this license, works must always be attributed to the copyright holder (original author), cannot be used for any commercial purposes, and may not be altered. Any other use would require the permission of the copyright holder. Students may inquire about withdrawing their dissertation and/or thesis from this database. For additional inquiries, please contact the repository administrator via email (scholarship@uwindsor.ca) or by telephone at 519-253-3000ext. 3208.

A PLL based built-in self-test for MEMS sensors

by

Tareq Muhammad Supon

A Thesis Submitted to the Faculty of Graduate Studies through Electrical and Computer Engineering in Partial Fulfillment of the Requirements for the Degree of Master of Applied Science at the University of Windsor

Windsor, Ontario, Canada

2012

© 2012 Tareq Muhammad Supon

A PLL based built-in self-test for MEMS sensors

by

Tareq Muhammad Supon

APPROVED BY:

Dr. Edwin Tam Department of Civil and Environmental Engineering

Dr. Roberto Muscedere Department of Electrical and Computer Engineering

Dr. Rashid Rashidzadeh, Co-Advisor Department of Electrical and Computer Engineering

Dr. Majid Ahmadi, Co-Advisor Department of Electrical and Computer Engineering

Dr. Narayan Kar, Chair of Defense Department of Electrical and Computer Engineering

May 11, 2012

DECLARATION OF ORIGINALITY

I certify that, to the best of my knowledge, my thesis does not infringe upon anyone's copyright nor violate any proprietary rights and that any ideas, techniques, quotations, or any other material from the work of other people included in my thesis, published or otherwise, are fully acknowledged in accordance with the standard referencing practices. Furthermore, to the extent that I have included copyrighted material that surpasses the bounds of fair dealing within the meaning of the Canada Copyright Act, I certify that I have obtained a written permission from the copyright owner(s) to include such material(s) in my thesis and have included copies of such copyright clearances to my appendix.

I declare that this is a true copy of my thesis, including any final revisions, as approved by my thesis committee and the Graduate Studies office, and that this thesis has not been submitted for a higher degree to any other University or Institution.

ABSTRACT

A new readout circuit for capacitive Micro-Electrical-Mechanical System (MEMS) devices has been proposed, developed and simulated in this thesis. The readout circuit utilizes a Phase Locked Loop (PLL) to convert variations of MEM capacitance to time domain signals. The proposed circuit demonstrates a robust performance against process, power supply and temperature variations due to inherent feedback of PLL systems. Post layout simulation results in Cadence environment using TSMC CMOS 65nm technology indicate that the implemented readout circuit can successfully measure and detect minor variations of MEMS capacitance from its nominal value.

DEDICATION

Dedicated to my respected parents whose prayers are always with me and my loving wife Mithua Zafrin who inspires and encourages me in every step of my life.

ACKNOWLEDGEMENTS

First of all I want to thank the Almighty Allah for passing me through the research work easily and allowing me to fulfil the requirements without difficulty.

Secondly, I want to thank my honourable and knowledgeable advisors, Dr. Rashid Rashidzadeh and Dr. Majid Ahmadi for their continuous support, strict guidance and positive feedback. I am deeply grateful to Dr. Rashid for the amount of time he dedicated to me and this project including weekends and even the evenings and nights of regular work week.

Thirdly, I want to thank my honourable committee members for their thoughtful modifications and inputs regarding the thesis work during my first and second seminars.

I want to thank my colleagues and co-workers in the RCIM lab, especially Nabeeh Kandalaft and Iftekhar Ibne Basith for their valuable criticism, helpful attitude, and strong support towards my work.

I want to mention the amount of support I received from the departmental stuffs Andria Ballo and Shelby Marchand regarding the administrative and bureaucratic ideas.

Finally I want to thank my parents and my wife for their everlasting and wonderful love by supporting me in each stage of my work and cheering me up to go for the higher studies.

TABLE OF CONTENTS

CHAPTER	
LIST OF FIGURES	X
LIST OF TABLES	ix
ACKNOWLEDGEMENTS	vi
DEDICATION	v
ABSTRACT	iv
DECLARATION OF ORIGINALITY	iii

I. INTRODUCTION

	1.1 MEMS Devices:	1
	1.2 Capacitive MEMS Structure	2
	1.3 Capacitive MEMS Readout Circuit	3
	1.4 Proposed Method	5
н.	REVIEW OF LITERATURE	
	2.1 Readout Circuit for Capacitive MEMS	7
	2.1.1 AC-bridge with voltage amplifier	8
	2.1.2 Transimpedance amplifier	9
	2.1.3 Switched capacitor circuit	11
	2.2 Drawbacks of the current readout circuits	12
III.	CAPACITIVE MEMS READOUT METHODOLOGY USIN PHASE LOCKED LOOP (PLL) TECHNOLOGY	G
III.	CAPACITIVE MEMS READOUT METHODOLOGY USIN PHASE LOCKED LOOP (PLL) TECHNOLOGY 3.1 Block Diagram of the Proposed PLL Technique	G
III.	CAPACITIVE MEMS READOUT METHODOLOGY USIN PHASE LOCKED LOOP (PLL) TECHNOLOGY 3.1 Block Diagram of the Proposed PLL Technique 3.2 Measurement Method	G 13 14
111.	CAPACITIVE MEMS READOUT METHODOLOGY USIN PHASE LOCKED LOOP (PLL) TECHNOLOGY 3.1 Block Diagram of the Proposed PLL Technique 3.2 Measurement Method 3.3 Mathematical Analysis	G 13 14 15
111.	CAPACITIVE MEMS READOUT METHODOLOGY USIN PHASE LOCKED LOOP (PLL) TECHNOLOGY 3.1 Block Diagram of the Proposed PLL Technique 3.2 Measurement Method 3.3 Mathematical Analysis 3.4 PLL Stability Issue	G 13 14 15 17
III. IV.	CAPACITIVE MEMS READOUT METHODOLOGY USIN PHASE LOCKED LOOP (PLL) TECHNOLOGY 3.1 Block Diagram of the Proposed PLL Technique 3.2 Measurement Method 3.3 Mathematical Analysis 3.4 PLL Stability Issue ANALYSIS OF RESULTS	G13 14 15 17
III. IV.	CAPACITIVE MEMS READOUT METHODOLOGY USIN PHASE LOCKED LOOP (PLL) TECHNOLOGY 3.1 Block Diagram of the Proposed PLL Technique 3.2 Measurement Method 3.3 Mathematical Analysis 3.4 PLL Stability Issue ANALYSIS OF RESULTS 4.1 Design of the PLL.	G 13 14 15 17
III. IV.	 CAPACITIVE MEMS READOUT METHODOLOGY USIN PHASE LOCKED LOOP (PLL) TECHNOLOGY 3.1 Block Diagram of the Proposed PLL Technique	G13 14 15 17 18 18
III. IV.	 CAPACITIVE MEMS READOUT METHODOLOGY USIN PHASE LOCKED LOOP (PLL) TECHNOLOGY 3.1 Block Diagram of the Proposed PLL Technique	G13 14 15 17 18 21 21

	4.2.1.3 Schematic of Voltage Controlled Oscillator (VCO)	23
	4.2.1.4 Schematic of MEMS Detection Block	26
	4.2.1.5 Schematic of the Proposed Circuit	26
	4.2.2 Post-Layout Level	32
	4.2.2.1 Layout of Phase-Frequency Detector	33
	4.2.2.2 Layout of Charge Pump-Low Pass Filter (CP/LPF)	34
	4.2.2.3 Layout of Voltage Controlled Oscillator (VCO)	35
	4.2.2.4 Layout of MEMS Detection Block	36
	4.2.2.5 Layout of the Proposed Circuit	37
ν.	CONCLUSIONS AND RECOMMENDATIONS	
	5.1 Contribution of the Proposed Method	41
	5.2 Future Work	41
	5.2.1 Inclusion of the BIST Technique	41
	5.2.2 Extension to Other MEMS Devices	42
	5.2.3 Introduction to BISR Technique	42
PPENDICE	S	
Fabricatio	on Steps in tsmc65nm Technology	43
REFERENCI	ES	53

LIST OF TABLES

TABLE 1: SIMULATED RESULTS OF THE SCHEMATIC LEVEL WHEN DUT CAPACITANCE
VARIES BY $\pm 25\%$ from its nominal value of 65FF
TABLE 2: SIMULATED RESULTS OF THE SCHEMATIC LEVEL WHEN SUPPLY VOLTAGE VARIES
BY ±5%
TABLE 3: SIMULATED RESULTS OF THE SCHEMATIC LEVEL AS THE TEMPERATURE VARIES
FROM -50°C TO 60°C
TABLE 4: SIMULATED RESULTS OF THE POST-LAYOUT LEVEL WHEN DUT CAPACITANCE
VARIES BY $\pm 25\%$ from its nominal value of 65 FF
TABLE 5: SIMULATED RESULTS OF THE POST-LAYOUT LEVEL WHEN SUPPLY VOLTAGE
VARIES BY ±5%
TABLE 6: SIMULATED RESULTS OF THE POST-LAYOUT LEVEL AS THE TEMPERATURE VARIES
FROM -50°C TO 60°C

LIST OF FIGURES

FIGURE 1: COMBDRIVE RESONATOR (COURTESY DISCERA)
FIGURE 2: SIMPLIFIED BLOCK DIAGRAM OF AC-BRIDGE WITH VOLTAGE AMPLIFIER [25] 8
FIGURE 3: SIMPLIFIED BLOCK DIAGRAM OF TRANSIMPEDANCE AMPLIFIER [25] 10
FIGURE 4: SIMPLIFIED BLOCK DIAGRAM OF SWITCHED CAPACITOR CIRCUIT [25] 11
FIGURE 5: BLOCK DIAGRAM OF A TYPICAL CHARGE PUMP PHASE LOCKED LOOP
FIGURE 6: BLOCK DIAGRAM OF THE PLL BASED MEMS READOUT CIRCUIT
FIGURE 7: INPUT, OUTPUT AND FEEDBACK SIGNALS OF THE READOUT CIRCUIT (A) BEFORE

FIGURE 21: SCHEMATIC DIAGRAM OF MEMS DETECTION BLOCK
FIGURE 22: SCHEMATIC DIAGRAM OF PLL
FIGURE 23: INPUT, OUTPUT AND CONTROL VOLTAGE WAVEFORMS OF THE PLL IN
SCHEMATIC LEVEL
FIGURE 24: SCHEMATIC DIAGRAM OF THE PROPOSED CIRCUIT
FIGURE 25: SCHEMATIC LEVEL WAVEFORMS OF SIMULATED CONTROL VOLTAGE OF THE
IMPLEMENTED READOUT CIRCUIT, INPUT AND VCO OUTPUT SIGNALS
FIGURE 26: RELATION BETWEEN MEMS CAPACITANCE AND TIME DELAY
FIGURE 27: LAYOUT DIAGRAM OF THE PHASE FREQUENCY DETECTOR (PFD)
FIGURE 28: INPUT AND OUTPUT WAVEFORMS OF THE PFD IN POST-LAYOUT LEVEL
FIGURE 29: LAYOUT DIAGRAM OF CHARGE PUMP AND LOW PASS FILTER
FIGURE 30: INPUT AND OUTPUT WAVEFORMS OF THE CP/LPF IN POST-LAYOUT LEVEL 34
FIGURE 31: LAYOUT DIAGRAM OF THE VOLTAGE CONTROLLED OSCILLATOR
FIGURE 32: INPUT AND OUTPUT WAVEFORMS OF THE VCO IN POST-LAYOUT LEVEL 36
FIGURE 33: LAYOUT DIAGRAM OF MEMS DETECTION BLOCK
FIGURE 34: LAYOUT DIAGRAM OF THE PROPOSED CIRCUIT
FIGURE 35: POST-LAYOUT LEVEL WAVEFORMS OF CONTROL VOLTAGE, VCO OUTPUT AND
INPUT SIGNALS OF THE IMPLEMENTED READOUT CIRCUIT

CHAPTER I

INTRODUCTION

The field of micro-electro-mechanics achieved a milestone when W.S. Trimmer and K.J. Gabriel came up with an idea [1] to design electrostatic motors utilizing silicon wafers. That actually built the concept of a Micro Electro Mechanical System (MEMS). The MEMS technology has come a long way since then. It has been proven to be more efficient in various aspects such as performance, size, cost, speed and so on. The introduction of CMOS-MEMS devices [2] has revolutionized the field of Microsystems. MEMS technology has enabled the integration of sensors, actuators and signal processing circuits on a single chip [3]. MEMS technology has added a new dimension to the available integrated circuit technology. Manufacturing equipment, processes, modeling and simulation tools, and materials have been developed for MEMS fabrication and packaging [4].

1.1 MEMS Devices:

In the past 25 years MEMS has flourished from a research interest to a multibillion dollar commercial enterprise. Most of the prototype devices created as part of research and development efforts did not become commercially successful products [5]. Currently, the vast majority of MEMS are either sensors or actuators. Sensors and actuators are commonly the interface between electronic circuits and the external environment. There are mainly four families in the kingdom of MEMS actuators: electrostatic, piezoelectric, thermal and magnetic. MEMS displacement sensors can be considered as capacitive, optical and electron tunneling [5] structures. Among them, the

capacitive MEMS structures have relatively simple architectures with some added advantages.



Figure 1: Combdrive resonator (Courtesy Discera)

1.2 Capacitive MEMS Structure

Capacitive MEMS sensors are commonly used to covert a mechanical quantity such as acoustic pressure or velocity acceleration into capacitance variation. The capacitance variations from its nominal value is conditioned, converted into digital format and processed in a controller for desired use. Capacitive MEMS structures have some notable advantages such as:

- They support better frequency performance compared to other counterparts, since the natural frequency of the Capacitive MEMS depends on its mass and material property.
- Due to their very small size, the use of energy and materials in manufacturing is minimized.

- They have a very good reproducibility as they can be fabricated in batches.
- Capacitive MEMS can be fabricated within a chip. As a result, the signal delay between the mechanical and the electrical interfaces reduces.
- Capacitive MEMS devices can attain a very high resolution and operating range.
- The fabrication cost is very low due to the tiny size and as the well-developed batch fabrication technology.

1.3 Capacitive MEMS Readout Circuit

Capacitive MEMS devices are capable of operating at a very high frequency with a very high precision and accuracy. These qualities have made capacitive MEMS a very desirable component in sectors like biomedical, avionics and auto industry, etc. For most of these applications, a high precision and accurate detection is needed as the slightest error can prove to be very costly.

A readout circuit is an essential part of a capacitive MEMS sensor. Even though a capacitive MEMS sensor converts various mechanical parameters to electrical signals, the desired precision cannot be achieved without a precise readout circuit. A readout circuit must be able to detect very small and abrupt change of the electrical signal and respond almost instantaneously. In the operation of MEMS sensors, the design of readout circuit plays a critical role. While judging the performance of a MEMS sensor module, the performance of the readout circuit is of the same importance as the sensitivity and efficiency of the MEMS structure, if not more. To design a readout circuit, different types of nonlinearity effects, noise and interference have to be carefully handled to achieve the

desired accuracy and measurement resolution. The strict design requirements for readout circuits make the design of a robust circuit quite challenging.

Many design techniques have been proposed by various researchers in the literature for readout circuits. The most commonly used techniques are: charge sensitive amplifier (CSA) [6], correlated double sampling (CDS) [7], and chopper stabilization (CHS) [8]. These techniques can be incorporated in readout circuits in order to reduce the parasitic capacitance effect and offset as well as flicker noise which is dominant at low frequencies.

A charge sensitive amplifier (CSA) is a current integrator driven by an electrical source with capacitive nature. It transfers the input charge to another reference capacitor and produces an output voltage equal to the voltage across the reference capacitor. Thus the output voltage is proportional to the charge of both the reference capacitor. The input impedance of the circuit is almost zero because of the Miller effect. Hence all the stray capacitances are virtually grounded and they have no influence on the output signal.

In Correlated Double Sampling (CDS) electrical values such as voltages or currents are measured in such a way that allows removing an undesired offset. The main use of CDS is measuring sensor outputs. The output of the sensor is measured twice: once in a known condition and once in an unknown condition. The value measured from the known condition is then subtracted from the unknown condition to generate a value with a known relation to the physical quantity being measured. This is commonly used in switched capacitor operational amplifiers.

Chopper stabilization is better described as Offset Stabilization in OPAMPs by using a chopper circuit. It minimizes the input offset voltage and possibly any lowfrequency noise voltage in an OPAMP. The technique expressly chops or modulates the

5

input signal using a square wave and eliminates or minimizes the offset voltage appearing at the output.

Various researchers used these techniques and integrated those in different types of readout circuits. Readout circuits can be divided into three basic groups, which are acbridge with voltage amplifier [8] – [11], trans-impedance amplifier [12], and switched-capacitor circuit [7], [13] – [15]. By combining both CDS amplitude modulation and demodulation in the switched-capacitor circuit, high sensitivity of 7.88 mV/aF has been reported [16]. Among these circuits, the switched-capacitor circuit is widely used [20].

Each of these readout circuits has its own merits and demerits. The overall performance of these circuits has been evaluated for different parasitic capacitances, amplifier gain bandwidths, and sampling frequencies using the above equations. It can be summarized that, the ac-bridge circuit works more efficiently when the parasitic capacitance is very low as it can detect minor capacitance variations, whereas when the parasitic capacitance is high, switched capacitor and transimpedance amplifier circuits are used to achieve high resolution readings. Readout circuits in general have to provide a very fine measurement resolution. Process, supply Voltage and Temperature (PVT) variations can affect the performance of readout circuits considerably.

1.4 Proposed Method

In this thesis, a new technique has been proposed to measure MEMS capacitance using a Phase Locked Loop (PLL). The readout circuit has been designed using a charge pump PLL. It can detect minor variations of MEMS capacitance from its nominal value. The proposed method has some advantages over the current solutions, such as (a) low sensitivity to PVT variations due to the internal feedback of PLL systems (b) high measurement resolution and accuracy even in the presence of supply, process and temperature variations.

The rest of the thesis is organized as follows: chapter II presents some background study and literature review. The block diagram of the proposed readout circuit along with the principle of the proposed method with mathematical validation is discussed in chapter III. This chapter also elaborates the detailed functions of the building blocks. Chapter IV describes the test circuitry along with the schematic and post layout simulation results. The thesis is finally concluded in Chapter V with some discussion and future works.

CHAPTER II

REVIEW OF LITERATURE

The development of three-dimensional integrated circuits has enhanced the possibility of successful CMOS and MEMS integration. CMOS-MEMS integration [2] improves the performance of Microsystems substantially while reducing the fabrication cost. However, due to the multi dimensional nature [17] of such systems and the increasing popularity of MEMS for sensitive operations, more robust and precise readout solutions are needed to address the upcoming challenges. As the name suggests, Capacitive MEMS sensors operate based on the principal of capacitance variations. The parameters of interest such as acceleration, ultrasonic waves and pressure trigger a variation in the capacitance of the MEMS structure, which converts those parameters into electrical signals. The signals generated by MEMS structure are then measured by a readout circuit. The accuracy and resolution of readout circuits play an important role on the overall performance of MEMS sensors.

2.1 Readout Circuit for Capacitive MEMS

A readout circuit simply reads the value of the capacitance variations of a MEMS device. The performance of a MEMS sensor module depends both upon the sensitivity and efficiency of the MEMS structure as well as the performance of the readout circuit. As the capacitance of a MEMS device is in the Atto-farad (10⁻¹⁸) range, a very precise readout circuit is a must to keep the error margin very low. MEMS devices have a great potential in almost every aspect of our world because of their added advantages. As a result, the importance of a precise readout circuit has increased day by day. Furthermore, MEMS devices are now fabricated on the same chip (SoC) with digital, analog, memory,

and FPGA circuit technologies [23]. Hence, an accurate and high precision readout circuit is needed for MEMS sensors to ensure measurement validity of the mechanical quantities. To design a readout circuit, nonlinearity effects, noise and interference have to be carefully handled to achieve the desired accuracy and measurement resolution.

Readout circuits have been studied comprehensively for a long time. Readout integrated circuits (ROIC) using capacitance-to-voltage (C-V) conversion method are widely employed. These circuits possess a high Signal-to-Noise Ratio (SNR), and high sensitivity [17] - [19]. The concept of this method is based on the conventional Analog-to-Digital Conversion (ADC). As the supply voltage scales down, the conventional ADC method presents some drawbacks such as high power consumption and circuit complexity [18] - [20]. New approaches have been presented based on the conventional Time-to-Digital Conversion (TDC) to overcome these negative effects and also to increase the resolution.

2.1.1 AC-bridge with voltage amplifier



Figure 2: Simplified block diagram of ac-bridge with voltage amplifier [25]

The sensing circuit of an ac-bridge with voltage amplifier readout circuit [8] – [11], [20] has a half bridge which contains a sensing capacitor (C_s) and a reference capacitor (C_r). The block diagram of the circuit is shown in Figure 2. The circuit is

driven by two pulses with 180° phase difference. The output of the bridge is proportional to the capacitive change (ΔC), which is amplified by a voltage-mode amplifier. The final output is given by [20]:

$$V_{out} = V_p \frac{\Delta C}{2C_{s,0} + C_p} \times A_v \tag{2.1.1}$$

where A_v is the amplifier gain, C_p is the parasitic capacitance, $\Delta C = C_s - C_r$, C_s is the sensing capacitor, V_p is the amplitude of the pulse and $C_{s,0}$ is the MEMS capacitor at rest. The frequency of the input pulse is chosen to be higher than 1/f corner frequency of the amplifier in order to reduce the flicker noise. Moreover, increasing the amplitude of the pulse and reducing the parasitic effects improve the output voltage. The minimum detectable capacitance in this approach is given by [20]:

$$\Delta C_{\min} = \frac{2C_{s,0} + C_p}{V_p} \times V_{n,rms} \times \sqrt{BW}$$
(2.1.2)

where BW is the amplifier's bandwidth and $V_{n,rms}$ is the input-referred thermal noise of the amplifier. From the equation it is evident that, the minimum detectable capacitance is determined by the thermal noise floor of the circuit and is still a function of parasitic capacitance.

2.1.2 Transimpedance amplifier

In the transimpedance amplifier readout circuit [12], [20], the half bridge is driven by two ac signals with 180° phase difference. The output of the bridge is virtually grounded by an op-amp with a resistive feedback $R_{\rm f}$. The block diagram is shown in Figure 3.



Figure 3: Simplified block diagram of transimpedance amplifier [25]

When the input frequency (f_{drive}) is smaller than the overall readout circuit bandwidth, the output of the overall readout circuit is given by

$$\left|\mathbf{V}_{\text{out}}\right| = 2\pi f_{drive} V_m R_f \Delta C \qquad (2.1.3)$$

where, f_{drive} is the drive voltage frequency, $\Delta C = C_s - C_r$ and V_m is the drive signal amplitude. However, the amplifier dominant pole creates an inductive effect and the bandwidth is limited by the poles associated with R_f . The maximum output, which is attained at the resonance frequency, can be determined from [20]:

$$f_{drive-opt} = \sqrt{\frac{GBW_{amp}}{2\pi R_f (2C_s + C_p)}}$$
(2.1.4)

where GBW_{amp} is the amplifier gain bandwidth. In this case the thermal noise of the feedback resistor dominates other sources of noise in the circuit. The minimum detectable capacitance in this method is given by [20]:

$$\Delta C_{\min-rms} = \frac{\sqrt{BW}}{V_m} \sqrt{\frac{2k_B T (2C_s + C_p)}{\pi G B W_{amp}}}$$
(2.1.5)

where $k_B = 1.38066 \times 10^{-23} J/K$ is the Boltzmann constant and GBW_{amp} is the amplifier gain bandwidth product.

10

2.1.3 Switched capacitor circuit

In the switched capacitor technique [7], [13] - [15], [20], an input capacitive feedback (C_{int}) has been introduced. In this method, the sense and reference capacitors are driven by signals with 180° phase shift and the capacitive difference is integrated into the feedback capacitor (C_{int}). The block diagram is shown in Figure 4. The output of the readout circuit is given by [20]:

$$V_{out} = V_p \frac{\Delta C}{C_{\rm int}}$$
(2.1.6)



Figure 4: Simplified block diagram of switched capacitor circuit [25]

The amplifier flicker noise can be cancelled by CDS technique [7]. The minimum detectable capacitance can be obtained from [20]:

$$(\Delta C_{\min-rms})^{2} = \frac{1}{f} \left(\frac{16k_{B}T(2C_{s} + C_{p})C_{int}}{C_{out}} + 2k_{B}TC_{int} \right) (BW)$$
(2.1.7)

where C_{out} is the total amplifier output capacitance and f_s is the sampling frequency. If the sampled switch noise KT/C_{int} can be cancelled by sampling and removed from the output then the minimum detectable capacitance is given by

$$\Delta C_{\min-rms} = \sqrt{\frac{1}{f}} \left(\sqrt{\frac{16k_B T (2C_s + C_p)C_{int}}{C_{out}}} \right) (\sqrt{BW})$$
(2.1.8)

12

2.2 Drawbacks of the current readout circuits

All of the above three methods have some common grounds, such as:

- All of them have two symmetrical inputs with 180° phase shift.
- These methods support high precision in an ideal condition, i.e. no PVT variation.
- Parasitic capacitance plays a big role in determining the MEMS capacitance.

The methods described in the previous sections are too sensitive to the variations of the phase shift and PVT variations. Moreover, the major dependency on the parasitic capacitance lowers the attainable resolution as the parasitic capacitance changes depending on the operating condition.

12

CHAPTER III

CAPACITIVE MEMS READOUT METHODOLOGY USING PHASE LOCKED LOOP (PLL) TECHNOLOGY

The block diagram and the working principle of the proposed method are discussed in this section. A Charge Pump Phase Locked Loop (CPPLL) is used to design the readout circuit. As the name suggests, a PLL locks both the output and input phase and frequency together. In other words, the output reflects the phase and frequency of the input signal. If a capacitive MEMS device is introduced in the feedback path of the PLL, it adds a certain amount of delay between the output and the input signal. The amount of delay is directly proportional to the change in capacitance.

3.1 Block Diagram of the Proposed PLL Technique

The block diagram of a typical CPPLL is shown in Figure 5. It incorporates a Phase-Frequency Detector (PFD) block, a Charge Pump (CP) – Low Pass Filter (LPF) block and a Voltage Controlled Oscillator (VCO) block.



Figure 5: Block diagram of a typical charge pump phase locked loop

Ideally, when lock is achieved, the phase and frequency difference between the input and output signals becomes zero. In the locked condition, process variations, temperature drifts and to some degree supply variations have little or no effect on the phase and frequency of the output signal. In fact, the PLL feedback loop negates the PVT

effects to achieve the lock. This fundamental characteristic of PLL systems has been exploited to design a robust readout circuit for MEMS sensors.

The block diagram of the proposed readout circuit is shown in Figure 6. It consists of the generic blocks of a charge pump PLL together with a MEMS detection block containing the MEMS sensor. When operating in the test mode, V_1 is connected to a variable supply voltage to apply different voltage levels to the MEMS sensor; whereas in the readout mode V_1 is connected to the PLL supply voltage.



MEMS Detection Block

Figure 6: Block diagram of the PLL based MEMS readout circuit

3.2 Measurement Method

The introduction of the detection block between the VCO and PFD circuits creates a phase difference between the VCO output and the input signal. The resultant output and input wave-shapes are shown in Figure 7. When the MEMS capacitance varies from its nominal value, the signals applied to the PFD inputs become out of phase.



Figure 7: Input, output and feedback signals of the readout circuit (a) Before lock is achieved and (b) After acquiring the lock

As a result, the PLL loses its lock. The PLL then adjusts the VCO output to reacquire the lock. When the lock is achieved again, the phase difference between the input V_{in} and the feedback signal V_f ideally reduces to zero and they become in-phase again. However, this results in a phase difference between the VCO output and the input signal. The variation in the phase difference is in accordance to the variation of the MEMS capacitance, which is also shown in Figure 10. In the next section a relation between the phase difference between the VCO output and the input signal in the locked condition and the variations of the MEMS capacitance has been established; which shows that they are directly proportional to one other.

<u>3.3 Mathematical Analysis</u>

In the architecture shown in Figure 6, when the PLL settles down $V_{\rm f}$ and $V_{\rm in}$ run at the same frequency without any phase difference. Therefore, the time difference between them ideally becomes zero. The time difference between the rising edges of $V_{\rm in}$ and $V_{\rm vco}$ varies with the time constant of the detection block. If $T_{\rm o}$ is the time required for the MEMS capacitance to charge up and exceed the threshold voltage V_{th} of the PFD, which indicates the time difference between V_{in} and V_{vco} , then we can write that:

$$V_{DD}(1 - e^{-T_o/\tau_o}) = V_{th}$$
(3.3.1)

Rearranging, we get:

$$T_o = \tau_o \ln \left(\frac{V_{DD}}{V_{DD} - V_{th}} \right)$$
(3.3.2)

where $\tau_0 = R(C_0 + C_p)$ is the time constant and V_{DD} is the supply voltage. C_0 is the MEMS capacitance in the steady state and C_p is the parasitic capacitance.

Similarly, under excited condition, when the MEMS capacitance changes from its nominal value C_0 to C_1 , the charge up time T_1 can be determined from:

$$T_1 = \tau_1 \ln \left(\frac{V_{DD}}{V_{DD} - V_{th}} \right)$$
(3.3.3)

where $\tau_1 = R(C_1 + C_p)$. From equation (3.3.2) and (3.3.3), the variation of the MEMS capacitance $C_1 - C_o = \Delta C$ can be found as:

$$\frac{T_1 - T_o}{T_o} = \frac{\tau_1 - \tau_o}{\tau_o}$$
(3.3.4)

Now, putting the values of $T_1 - T_o = \Delta T$, τ_o and τ_1 , we can write:

$$\frac{\Delta T}{T_o} = \frac{\Delta C}{C_o + C_P} \tag{3.3.5}$$

From this equation it is evident that the variation of the capacitance is independent of the supply voltage V_{DD} and threshold voltage V_{th} which varies considerably with temperature and process variations.

<u>3.4 PLL Stability Issue</u>

The PLL of the readout circuit has to be able to lock on the applied input signal in order operate properly. The linear model of a conventional charge pump PLL indicates that the relationship between the input and output can be characterized by a second order system [21].



Figure 8: Linear model of the proposed PLL based MEMS readout circuit

The linear model of the proposed design is shown in Figure 8. The addition of the detection block to the PLL system undermines the stability of the PLL loop. An extra pole is introduced to the system as a result of the inclusion of the detection block. This makes the system a third order one creating stability difficulties. To ensure the stability of the PLL loop, in the proposed scheme the time constant of R_1C_{MEMS} is chosen to be much lower than the period of the PLL natural frequency. As a result, the frequency of the additional pole falls far above the natural frequency of the system. Thus the behavior of the scheme can still be approximated by a second order system.

CHAPTER IV

ANALYSIS OF RESULTS

The proposed design was implemented in TSMC CMOS 65nm technology using Cadence design tools. The MEMS combdrive [22] shown in Figure 9 was used as a Device Under Test (DUT).



Figure 9: Layout of the MEMS sensor used as a device-under-test [22]

4.1 Design of the PLL

As discussed above, a PLL consists of three main blocks: PFD, CP/LPF and VCO. The circuit diagram of each block is shown separately in Figure 10, 11 and 12. The whole system with the MEMS capacitor is shown in Figure 6. Here, a capacitor from the TSMC CMOS 65nm library, "*moscap_rf*", is used as the MEMS capacitor.







Figure 11: Circuit Diagram of Charge Pump and Low Pass Filter



Figure 12: Circuit Diagram of Voltage Controlled Oscillator



Figure 13: Circuit Diagram of PLL Based MEMS Sensor

If the input frequency is higher than the VCO natural frequency, then the "Up" pin of the PFD gives a pulse. That pulse triggers the pMOS device of the CP/LPF block. As a result, the capacitors C_1 and C_2 charge up and cause a voltage build-up at the "OUT" pin. This output acts as the control voltage for the VCO and pushes the VCO output to a higher frequency. This process goes on until both the input and the feedback signals are in same phase and frequency. At that point, the control voltage stabilizes at a certain constant value. The MEMS capacitor introduces a phase difference between V_{VCO} and V_{IN} as it works as a delay element. The phase difference varies linearly with the change in MEMS capacitance.

4.2 Implementation and Simulation Results

An input signal of 40MHz has been used to conduct the tests. The implementation is done for both schematic level and post-layout level. Then both the levels are simulated and the results are compared to each other to find and eliminate any undesired effect.

4.2.1 Schematic Level

First, each block was created separately and tasted for their basic operation. A brief description of the implementation of each block is given below:



4.2.1.1 Schematic of Phase-Frequency Detector (PFD)

Figure 14: Schematic Diagram of the Phase Frequency Detector (PFD)

As shown in the basic circuit diagram in Figure 10, a PFD block has to contain two D-flip-flops (DFF) and one NAND gate. During the implementation, it has been determined that the Up and Down pulses are not given enough time to turn on the following charge pump circuit. To solve this problem, three buffers were added between the NAND gate and the D-flip-flops. The schematic diagram implemented in cadence environment is shown in Figure 14.



Figure 15: Input and Output Waveforms of the PFD in Schematic Level

The output of the PFD is shown in Figure 15. It shows a satisfactory result with a delay between the input and the output signals, which is due the D-flip-flop delay.

4.2.1.2 Schematic of Charge Pump and Low Pass Filter (CP/LPF)



Figure 16: Schematic Diagram of the Charge Pump and Low Pass Filter

The block is designed exactly the same as is described in Figure 11. Capacitor C_2 is taken 5-10 times lower than C_1 to avoid any instability caused due to the introduction of the second pole associated with C_2 . The schematic diagram is shown in Figure 16.



Figure 17: Input and Output Waveforms of the CP/LPF in Schematic Level

The output of the CP/LPF is shown in Figure 17. The result is acceptable with a slight spike at the start of each output pulse.

4.2.1.3 Schematic of Voltage Controlled Oscillator (VCO)

A ring oscillator is used as the oscillating circuit of the VCO. The capture range is chosen around 30MHz – 85MHz. The schematic diagram implemented in cadence environment is shown in Figure 18.



Figure 18: Schematic Diagram of the Voltage Controlled Oscillator



Figure 19: Input and Output Waveforms of the VCO in Schematic Level

The output of the VCO is shown in Figure 19. It shows a linear frequency variation within 34MHz – 76MHz range as shown in Figure 20.



Figure 20: Frequency Variation of the VCO with the Variation in Input Voltage

4.2.1.4 Schematic of MEMS Detection Block



Figure 21: Schematic Diagram of MEMS Detection Block

As shown in Figure 6, a MEMS detection block consists of a unity gain amplifier and a MEMS sensor. So, an amplifier is designed to give unity gain. A CMOS capacitor, $moscap_rf$, is used as the MEMS sensor. Here, R_1 is chosen in such a way that the time constant of R_1C_{MEMS} is much lower than the period of the PLL natural frequency. This ensures the PLL stability when all blocks are connected together.

4.2.1.5 Schematic of the Proposed Circuit



Figure 22: Schematic Diagram of PLL

At first, the main three blocks of the PLL are connected together to ensure the operation of the PLL. Some parameters are due to be changed slightly to get the desired

output. The capture range of the PLL changed slightly from the original VCO capture range to 30.7MHz – 87.52MHz. The schematic diagram is shown in Figure 22. The charge pump is changed in such a way that at 40MHz input frequency, the control voltage, i.e. the output of the charge pump, remains at around 500 mV. This ensures maximum swing without any chopping. The output of the PLL is shown in Figure 23.



Figure 23: Input, Output and Control Voltage Waveforms of the PLL in Schematic Level

Then, the MEMS detection block is connected to the PLL. The circuit shows a linear frequency variation from 36MHz – 67MHz. The schematic diagram of the final circuit is shown in Figure 24.



Figure 24: Schematic Diagram of the Proposed Circuit

The output shows promising result with a linear variation of the delay between the input and output signals with the variation of MEMS capacitance. The input and output waveforms are shown in Figure 25 in locked condition (constant control voltage) for a MEMS capacitance of 65fF, which is the nominal value.





circuit, Input and VCO output signals

In Figure 25 the output of the CP/LPF, i.e. the control voltage for the VCO, the PLL input and output waveforms are shown over the entire range of simulation. As seen in the Figure 25, the output V_{vco} is in 180° phase shift compared to V_{in} and V_f . This is because of the use of a unity gain amplifier (Figure 6) to isolate V_{vco} and V_f nodes from one another. The introduction of that unity gain amplifier also gives the parasitic capacitance that was shown in the mathematical analysis. Apart from that 180° phase shift, V_{vco} also has some other delay as seen from the figure. That delay accounts for the total capacitance C_1 , which is the combined value of the MEMS capacitance and the parasitic capacitance. In this case, V_{in} and V_f are in-phase and the time difference between V_{vco} and V_{in} is linearly proportional to the change in MEMS capacitance.

MEMS capacitors have to be effectively constant. If the capacitance varies too much from the nominal value, the MEMS device can be said to be damaged. So, the measurement of a variation of $\pm 25\%$ is enough to determine the linearity of the readout circuit. The measured time delays with a $\pm 25\%$ variation of the MEMS capacitance are shown in Table 1. The nominal value of the capacitance is 65fF. The "% Error" in the rightmost cell of the table indicates a variation of less than 0.1%, which is very promising.

Reference MEMS Cap. (fF)	Delay (nS)	MEMS Cap. (fF) Determined via Simulation	% Error
48.75	2.0386	48.7980	0.0985
52.00	2.1743	52.0465	0.0895
55.25	2.3100	55.2950	0.0815
58.50	2.4458	58.5454	0.0776
61.75	2.5815	61.7924	0.0687
65.00	2.7155	65.0000	0.0000
68.25	2.8494	68.2052	0.0657
71.50	2.9849	71.4505	0.0692
74.75	3.1206	74.6976	0.0701
78.00	3.2559	77.9374	0.0802
81.25	3.3910	81.1713	0.0968

Table 1: Simulated results of the schematic level when DUT capacitance varies by $\pm 25\%$ from its

nominal value of 65fF

To justify the linearity, a graph is plotted with the obtained values, which is shown in Figure 26. As seen from the figure, the relation between the Time delay and the measured capacitance is effectively linear.





Any variation in the supply voltage can change the characteristics of a circuit. So, the circuit related to the supply voltage is designed in such a way that the supply voltage remains effectively constant regardless the operating condition and loading effect. So, the supply voltage is varied by $\pm 5\%$ to observe the effect in the measured capacitance.

Table 2: Simulated results of the schematic level when supply voltage varies by $\pm 5\%$

	MEMS Cap	04 Error	
VDD(V) -	Delay (nS)	Simulated Cap. (fF)	- % EII0I
0.95	1.1829	61.0652	0.1068
1.00	1.2064	61.0663	0.1088
1.05	1.2289	61.0672	0.1102

The obtained result is shown in Table 2. The %Error column shows that the variation between the reference and the simulated capacitance values is around 0.1%, which indicates the robustness of the proposed scheme against supply voltage variation.

Tomporatura (°C)	MEN	0/ Emon	
Temperature (C)	Delay (nS)	Simulated Cap. (fF)	% EII0I
-50	2.1960	61.0116	0.019
-40	2.2600	61.0134	0.022
-30	2.3240	61.0159	0.026
-20	2.3881	61.0189	0.031
-10	2.4521	61.0220	0.036
0	2.5162	61.0256	0.042
10	2.5803	61.0299	0.049
20	2.6445	61.0342	0.056
30	2.7086	61.0384	0.063
40	2.7728	61.0433	0.071
50	2.8370	61.0482	0.079
60	2.9012	61.0537	0.088

Table 3: Simulated results of the schematic level as the temperature varies from -50°C to 60°C

To further study the efficacy of the method, the effects of temperature on the performance of the readout circuit are also investigated through simulation. Generally,

the operating temperature varies roughly from -50°C to 60°C. So, the simulation has been done within this range. The measured capacitances as indicated in Table 3 match the reference values with a maximum error of 0.088%.

4.2.2 Post-Layout Level

After proving the concept in schematic level, the layout of each block is generated. All the components are placed as close to each other as possible. This reduces the routing delay. The layout level design is explained further in the Appendix. The routing of each block is done using auto-routing option provided in the TSMC CMOS 65nm design tool. The layout diagram of each block is given below with the waveforms.

4.2.2.1 Layout of Phase-Frequency Detector

The layout diagram and the waveforms of the PFD block are shown below in Figure 27 and 28 respectively:



Figure 27: Layout Diagram of the Phase Frequency Detector (PFD)



Figure 28: Input and Output Waveforms of the PFD in Post-Layout Level

34

4.2.2.2 Layout of Charge Pump-Low Pass Filter (CP/LPF)

The layout of the CP/LPF block is given below in Figure 29:



Figure 29: Layout Diagram of Charge Pump and Low Pass Filter

The output waveforms of this block are shown in Figure 30:



Figure 30: Input and Output Waveforms of the CP/LPF in Post-Layout Level





Figure 31: Layout Diagram of the Voltage Controlled Oscillator



The output waveforms of the layout of VCO are shown in Figure 32:

Figure 32: Input and Output Waveforms of the VCO in Post-Layout Level

4.2.2.4 Layout of MEMS Detection Block

The layout of the MEMS Detection block is given below in Figure 33:



Figure 33: Layout Diagram of MEMS Detection Block

4.2.2.5 Layout of the Proposed Circuit



The layout of the proposed MEMS readout circuit is given below in Figure 34:

Figure 34: Layout Diagram of the Proposed Circuit



The corresponding waveforms are shown in Figure 35:

Figure 35: Post-Layout Level Waveforms of control voltage, VCO output and Input signals of the implemented readout circuit

Table 4:	Simulated	results of the	post-layout	level when	DUT capa	acitance varie	s bv ±	25% from	n its

Reference MEMS Cap. (fF)	Delay (nS)	MEMS Cap. (fF) Determined via Simulation	% Error
48.75	2.4474	48.8166	0.1366
52.00	2.6101	52.0628	0.1208
55.25	2.7728	55.3083	0.1055
58.50	2.9354	58.5514	0.0879
61.75	3.0980	61.7939	0.0711
65.00	3.2587	65.0000	0.0000
68.25	3.4191	68.1996	0.0738
71.50	3.5813	71.4355	0.0902
74.75	3.7434	74.6687	0.1088
78.00	3.9055	77.9020	0.1257
81.25	4.0676	81.1350	0.1415

nominal value of 65fF

Table 4 shows the measured time delays in post-layout level for a $\pm 25\%$ variation of the MEMS capacitance. The "% Error" indicates a variation of less than 0.15%, which is very close to the result obtained from the schematic level.

Then the measurement variation of the capacitance is observed for the supply voltage is variation of $\pm 5\%$. The obtained result is shown in Table 5. The %Error column shows a variation of capacitance of around 0.13%. This result is also effectively in agreement with the result obtained from schematic level.

Table 5: Simulated results of the post-layout level when supply voltage varies by $\pm 5\%$

	MEMS Cap	. (61 fF)	% Error
VDD (V)	Delay (nS)	Measured Cap. (fF)	- % EII0I
0.95	3.0588	61.0728	0.1194
1.00	3.0589	61.0751	0.1231
1.05	3.0590	61.0774	0.1269

Table 6: Simulated results of the post-layout level as the temperature varies from -50°C to 60°C

Tomporatura (°C)	MEN	MS Cap (61 fF)	0/ Error
Temperature (C)	Delay (nS)	Measured Cap. (fF)	- % EII0I
-50	2.6475	61.0189	0.031
-40	2.7160	61.0214	0.035
-30	2.7846	61.0238	0.039
-20	2.8531	61.0268	0.044
-10	2.9217	61.0299	0.049
0	2.9904	61.0336	0.055
10	3.0591	61.0384	0.063
20	3.1278	61.0433	0.071
30	3.1965	61.0482	0.079
40	3.2652	61.0537	0.088
50	3.3340	61.0592	0.097
60	3.4028	61.0647	0.106

The effect of temperature variation on the performance of the readout circuit is also investigated through simulation for the same range of -50°C to 60°C. The measured capacitances as indicated in Table 6 match the reference values with a maximum error of around 0.11%. From Table 3 and Table 6, it is clear that the post-layout results match very closely with the schematic simulation results.

CHAPTER V

CONCLUSIONS AND FUTURE WORKS

A new readout technique for MEMS sensors has been proposed in this work. In the proposed scheme a single input is used instead of conventional two symmetrical inputs. A charge pump phase locked loop has been utilized to convert the variation of MEMS sensor capacitance to time domain signals. The proposed method exhibits a high measurement resolution due to the capability of a PLL to lock on the reference input signal. The proposed scheme also shows a robust performance against process, supply voltage and temperature variations due to the inherent feedback of the employed PLL. Post layout simulation results using TSMCE 65nm indicate that a measurement resolution of 73 aF for a MEMS capacitor can be achieved.

5.1 Contribution of the Proposed Method

The proposed readout scheme exhibits some major advantages compared to the conventional readout circuits. Due to the increased measurement resolution and robust nature against PVT variations, it can detect a very small variation of MEMS capacitance. The low sensitivity to PVT variations also increases the consistency of the measurement method. Furthermore, the simplicity of the circuit with the use of a very commonly used PLL circuit makes it less expensive.

5.2 Future Work

5.2.1 Inclusion of the BIST Technique

To further the effectiveness of the proposed method, a Built-In Self-Test (BIST) technique can be implemented. BIST allows testing the MEMS structure and detecting possible faults in the manufacturing stage or during the subsequent field applications.

BIST will make the circuit more cost-effective as it eradicates the necessity of costly external equipments to conduct operational tests on the device.

5.2.2 Extension to Other MEMS Devices

The main concept of this method is that the variation in MEMS capacitance is linearly proportional to the time delay. Any kind of capacitive MEMS sensor can be tested using this method. In this work, a combdrive [22] has been used as DUT. The same technique can be implemented for testing any other capacitive MEMS device such as Capacitive Micromachined Ultrasonic Transducer (CMUT).

5.2.3 Introduction to BISR Technique

The necessity of fault-tolerant or self-repairable MEMS devices is becoming more pressing. However, the very small size of a MEMS device and the introduction of on-chip MEMS device make the fulfillment of that kind of a promise very challenging. If one segment of the movable part is faulty, it is not feasible to physically remove the faulty part. On the other hand, if the fault can be detected with an on-chip testing device, the faulty MEMS sensor can be replaced with a good redundant module. Using this concept, a built-in self-repair (BISR) technique for any capacitive MEMS devices can be proposed. A control circuit can be integrated inside the chip to perform this task. If any module in the main device is found faulty by the BIST, the control circuit will separate out the faulty module and replace it with a good redundant module. Using this technique, the device can be self-repaired given the total number of faulty modules is less than the number of redundancy.

APPENDICES

Implementation Steps in TSMC65nm Technology

The introduction of the basic usage of a TSMC's PDK to the new users with less or no experience is the main intention of this appendix. In this section, we will design a PFD as an example and go through the whole design flow:

- Schematic Capture:
 - Creating library, design, symbol and test fixture
- Pre-layout Simulation:
 - Using Spectre simulator
 - o TDC Performance
- ➢ Layout Creation:
 - Schematic-driven-layout
 - Component placement
 - Auto routing

Schematic Capture

Creating a Library:

• In the CIW, select

"File>>New>>Library"

- Enter new library name intothe Name field and press OK.
- Select "*Attach to an existing techfile*" and Press OK.
- Select "*tsmcN65*" and press OK

New Library 🗙	
Library	Technology File for New L _ D ×
Name NEW_LIE	OK Cancel Help
Directory	Technology File for library "NEW_LIB"
Assura BUFFERExtraInages BUFFERInages BUFFERParts	If you will be creating mask layout or other physical data in this library, you
CP2ExtraImages CP2Images	will need a technology file. If you plan to use only schematic or HDL data, a
/hone/vlsi/supon/tsmc65	technology file is not required.
Use NONE Use No DM	You can: Compile a new techfile
OK Apply Cancel Help	Don't need a techfile

Atta	ch Desi	gn Libra	ry to Te	chnology File	
ок	Cancel	Defaults	Apply		Help
New Des	ign Library	1	NEW	LIB	
Technolo	gy Library	,	ts	mcN65 =	

Creating a Cell view:

• In the CIW, select

"File>>New>>Cell view"

- Select the desired library name into the Library Name field.
- Enter the new cell name into the name field.
- Create New File _ ок Cancel Defaults Help NEW_LIB ► Library Name PFD Cell Name schematič View Name Composer-Schematic 🖃 Tool Library path file /heme/vlsi/supon/tsmc65/cds.lib
- Select "Composer-Schematic"

and press OK.

Creating a Design

Build the PFD schematic as stated below:

- In the PFD schematic window, click the instance fixed menu icon to display and Add Instance form.
- Click the *"browse"* button and select the required symbol from the specific library and cell.
- Then left click on the schematic window. It will place the symbol.
- The components required for this design:

Component	Library Name	Cell Name	Required Number
D-Flip-Flop	tcbn65gplus	DFCNQD1	2
NAND Gate	tcbn65gplus	ND2D0	1
Buffer	tcbn65gplus	BUFFD0	3

• If you place a component with wrong parameter values,

you can use the "Edit->Properties->Objects" command

to change the properties.

• Now, add these pins by clicking "p":

Pin Name	Туре
Α, Β	input
Up, Down	output
VDD, VSS	inputOutput

• The final schematic should look as

shown here:



		Add Ins	tance		
Hide	Cancel	Defaults			Help
Library	tcbn65g	plušį́			Browse
Cell	DFCNQD1				
View	symbolį				
Names	Ĭ.				
Array	I	Rows ¹	ł	Columns	1
	Rotate	Sic	leways	Upside	Down

Library	Cell	View
tcbn65gplus	DFCNQD1	Isymbol
analogLib avTech basic cdsDefTechLib nabeeh tcbn65gplus tpzn65gpgv2 tsmcN65	C DELOIS DFCND1 DFCND2 DFCND4 DFCNQD4 DFCNQD4 DFCNQD4 DFCNQD4 DFCNQD4 DFCNQD4	A symbol

Creating a Symbol

- In the PFD schematic window, select "Design >Create Cellview>From Cellview" and click OK.
- Assign the position of the / pins as desired.
- Click *"OK"*. Then the symbol view will be created as shown in the figure.

		Symbol Genera	tion Options		_ 0 ×
OK Cance	Apply				Help
Library Name		Cell Name		View Name	
NEW_LIE		PFD		symbol	
Pin Specificati	ons				Attributes
Left Pins	A B Ĭ				List
Right Pins	DOWN UP	[List
Top Pins	V DD				List
Bottom Pins	vsą				List
Exclude Inherit	ed Connect	ion Pins:			
🔶 None 🔇	All 🔷 Oni	y these:			
Load/Save	E	lit Attributes 🔄	Edit Labels	Edit P	roperties 🔄



Creating a Test Fixture

The final step before starting the simulation is to create a test fixture.
 Generally the test fixture consists of the following components: a core design (the PFD in our case), voltage source, ground and other input values as shown in table.

Library	Cell	Properties
analogLib	vdc	For VDD=1V
analogLib	gnd	For VSS=0V
analogLib	vpulse	For A
analogLib	vpulse	For B

ок	Cancel /	Apply D)efaults Prev	ious Next		н
Apply 1 Show	То	all syst	_ inst iem ∎ user j	ance ■ CDF	Of ^{same ma}	aster 🗆
	Br	owse	Reset Inst	ance Labels Di	isplay	
	Property	,		Value		Display
	Library I	Name	analogLib			off 🖃
	Cell Nam	ie	vdď			off 🖃
	View Na	me	symbolį́			off 🗆
	Instance	Name	₩2			off 🖃
thange All	User Pro Ivsignor	operty e	Add Master V TRUE	Delete Value L	Modify ocal Value	Display off
	CDF Par	ameter	,	Value		Display
AC maį	gnitude		Ĭ			off 😑
AC pha	se		Ĭ.			off 😑
DC voli	tage		1 V			off 🗕
Noise f	file name		Ĭ.			off 🖃
Numbe	r of noise	'freq pai	rs 🗓			off 🖃
XF mag	gnitude		Ĭ.			off 🖃
PAC ma	agnitude		Ĭ			off =
PAC ph	ase		Ĭ.			off 😑
Temne	rature coe	fficient	1			off 💷

Parameter for Pin "VDD"

UK	Cancel	Apply	Defaults Pre	vious Next		ŀ
Apply T Show	ō	al sys	I _ ins stem ∎ user	tance	Of ^{same ma}	ster 💷
		Browse	Reset Ins	tance Labels D	isplay	
	Proper	ty		Value		Display
	Library	/ Name	analogLib			off
	Cell Na	me	vpulse			off 🖃
	View M	lame	symbolį			off =
	Instan	ce Name	V1			off =
Channa			Add	Delete	Modify	
All	User F	roperty	Master	Value L	.ocal Value	Display
	lvsign	ore	TRUE	Į.		off =
	CDF Pa	arameter		Value		Display
AC mag	nitude		Ĭ.			off 🖃
AC pha:	se		L			off
DC volt	age		Ĭ.			off 🗆
Voltage	1		0 V <u></u>			off
Voltage	2		1 V.			off 😑
Delay t	ime		1.			off 🖃
Rise tin	ne		5p sľ			off
Fall tim	e		5p sį			off 🖃
Pulse w	ridth		2.5n s	Ň.		off
Period			5n sį			off 💷
Frequer	ncy nam	e for 1/p	eriod I			off -
Noise fi	le name		Ĭ.			off 🖃
Number	of nois	e/freq pa	urs 0			off 🗆

Parameter for Pin "A"

ок	Cancel	Anniv	Defaults	Previous	Next		н
UK	Carter	. 45451.8	Derduits	11041003	IIGAL		
Apply 1	ю	a	J _	instance	_	Of same ma	ster 🗆
Show		_ sy	stem 🔳 u	iser 🔳 CD	F		
	E	Browse	Rese	t Instance	Labels I	Display	
	Proper	ty			Value		Display
	Library	Name	analo	gLib[off 🖃
	Cell Na	me	vpuls	ď.			off 🗕
	View N	ame	symbol	1 <u>ĭ</u>			off 🗕
	Instanc	e Name	A0	40			
			Ad	d i	Delete	Modify	
Change All	User P	roperty	Mas	ster Value		Local Value	Display
	lvsigna	ne	TRUE		ļ.		off =
	CDF Pa	ramete	r		Value		Display
AC mag	nitude		ľ				off =
AC pha	se		Ĭ.				off =
DC volt	age		Ĭ.				off 🗕
Voltage	1		0	V.			off 🗕
Voltage	2		1	¥.			off 🗕
Delay t	ime		6.	125n s			off =
Rise tir	ne		5p	গু খুঁ			off 🗕
Fall tim	e		5p) šį			off =
Pulse v	/idth		2.	5n aj			off 🗕
Period			5r	∖s <u>í</u>			off =
Freque	ncy nam	e for 1/	eriod I				off 🗕
Noise f	ile name		Ľ				off 🖃
Numbe	r of nois	e/freq p	airs 🦉				off 🗕
Type o	f risina 8	k falling	edge	-			off

Parameter for Pin "B"



Circuit Diagram for the Test Fixture

Pre-Layout Simulation

- The design will be simulated with spectre simulator using Analog Design environment.
 For that, click "Tools->Analog environment"
- To set simulator to spectre, click
 "Setup>>Simulator/

Directory/Host"

- Also set the project directory.
- Select analysis type and fill in parameters for simulation.
- Click "Ouputs>>To Be
 Plotted" to plot the desired outputs.
- Select *"Simulation>>Netlist and Run"* to run the simulation.
- The output log window will ' show the progress and status of the simulation.

Choosing Sin	nulator/Di	rectory/H	ost Virtu	0500	Analog 🗕	
OK Cancer	Defaults					He
Simulator	spectre	-				
Project Directory	~/simulat	ion				
Host Mode		remote 🔿	distributed			
Remote Directory						
- Virti	uoso® Anal	og Design	Environment	(20)) 🗆
Status: Selecting or	utputs to be pl	otted	T=27 C	Simulato	r: spectre	1
Design Ana	yses variaule	s Outputs a	Analuasa			ne J
Design	# 11	me Ar	mayses		Enable	
Library NEW_LIB	1 de	t t	gunorros		ves	19 L - 19
Vell PFD_Test	2 ti	an O	100n co	ns	yes	
Design Mariables			Outrusta			x v
# Name Value	at No	me/Simal/F	vur Value	Plot 9	ave March	
	1 0)	ipi taiao	ves a	ally no	Í
	2 D 3 A	own		yes a ves a	allv no allv no	100
	4 в			yes a	allv no	15
			Plotting mod	e Re	enlace	12
> Select on Schematic	: Outputs to B	e Plotted				Ľ
/						
🗖 /home/v/si/su	pon/simula	tion/PFD_	Test/spectre	e/scher	natic/ŗ 🗕	
■ /home/v/si/su File	pon/simula	ition/PFD_	Test/spectre	e/scher	matic/f 🗕 Help	D
<pre>/home/v/si/su File lceratio = 10 relref = all1</pre>	pon/simula	ntion/PFD_	Test/spectre	e/scher	matic/ŗ 🗕 Help	1 5
<pre>/home/v/sl/su File lteratio = 10 relref = all1 cmin = 0 F gmin = 1 pS</pre>	pon/simula	ition/PFD_	Test/spectro	e/scher	matic/f _ Help	15
<pre>/home/vt/sl/su File</pre>	pon/simula .ocal	(2.5 %),	Test/spectre step = 182.5	ps	natic/f Help (183 m%)	15
<pre>/home/v/si/su File file file file file file file file f</pre>	2505 na 1.505 na 12.51 na	(2.5 %), (7.51 %), (12.5 %),	Test/spectre step = 182 5 step = 93.46 step = 112.4	ps ps ps ps	natic/f - Help (183 m%) (93.5 m%) (112 m%)	15
/home/vtSt/su File leratio = 10 relref = all1 cmin = 0 F gmin = 1 pS tran: time = tran: time = tran: time = tran: time = tran: time =	2,505 ns 12,51 ns 17,51 ns 22,5 ns	(2.5 %), (7.51 %), (12.5 %), (17.5 %), (22.5 %),	Test/spectre step = 182.5 step = 93.46 step = 112.4 step = 112.5 sten = 112.4	ps ps ps ps ps ps	(183 m%) (93.5 m%) (112 m%) (112 m%) (112 m%)	15
/home/visi/su File learning of the second se	2.505 ns 12.51 ns 12.51 ns 12.51 ns 22.5 ns 22.5 ns 22.5 ns 22.5 ns 22.5 ns	(2.5 %), (7.51 %), (12.5 %), (12.5 %), (22.5 %), (27.5 %),	Test/spectro step = 182.5 step = 93.46 step = 112.4 step = 112.4 step = 112.4 step = 112.4	ps ps ps ps ps ps ps ps	(183 m%) (93.5 m%) (112 m%) (112 m%) (112 m%) (112 m%) (112 m%)	15
/home/visi/su File learning of the second se	2.505 ns .ocal 2.505 ns 12.51 ns 12.51 ns 22.5 ns 22.5 ns 23.51 ns 37.51 ns	(2.5 %), (7.51 %), (12.5 %), (12.5 %), (22.5 %), (27.5 %), (32.5 %), (32.5 %), (37.5 %), (37.5 %),	Test/spectre step = 182.5 step = 93.46 step = 112.4 step = 112.4 step = 112.4 step = 112.4 step = 112.4	ps ps ps ps ps ps ps ps ps ps ps ps	(183 m%) (93.5 m%) (112 m%) (112 m%) (112 m%) (112 m%) (112 m%) (112 m%) (112 m%)	15
/home/v/d/su File leratio = 101 celref = all1 cmin = 0 F gmin = 1 pS tran: time = tran: time = tran: time =	2.505 ns .ocal 2.505 ns 12.51 ns 12.51 ns 22.5 ns 22.5 ns 22.5 ns 37.51 ns 42.51 ns 42.51 ns	(2.5 %), (7.51 %), (12.5 %), (12.5 %), (22.5 %), (22.5 %), (37.5 %), (47.5 %), (47.5 %),	<pre>step = 182.5 step = 93.46 step = 112.4 step = 112.4</pre>	ps ps ps ps ps ps ps ps ps ps ps ps ps p	(183 m%) (93.5 m%) (112 m%) (112 m%) (112 m%) (112 m%) (112 m%) (112 m%) (112 m%) (112 m%) (112 m%)	15
/home/v/s/su File learning = 101 relref = all1 cmin = 0 F gmin = 1 pS tran: time = tran: time = tran: time = tran: time = tran: time =	2.505 ns .ocal 2.505 ns 1.505 ns 12.51 ns 17.51 ns 22.5 ns 27.5 ns 32.51 ns 32.51 ns 32.51 ns 32.51 ns 35.51 ns 52.5 ns	(2.5 %), (7.51 %), (12.5 %), (17.5 %), (27.5 %), (27.5 %), (27.5 %), (32.5 %), (32.5 %), (32.5 %), (32.5 %), (32.5 %), (57.5 %)	<pre>step = 182.5 step = 93.46 step = 112.4 step = 112.4</pre>	ps ps ps ps ps ps ps ps ps ps ps ps ps p	natic/; - Help (183 mk) (93.5 mk) (112 mk) (112 mk) (112 mk)	15
/home/v/s/su File learning of the second relief = all cmin = 0 F gmin = 1 pS tran: time = tran: time = tran:	2505 ns 2505 ns 125 ns 125 ns 17.51 ns 22.51 ns 22.51 ns 22.51 ns 22.51 ns 22.51 ns 22.51 ns 22.51 ns 52.5 ns 52.5 ns 52.5 ns 52.5 ns 52.5 ns	(2.5 %), (7.51 %), (17.5 %), (17.5 %), (27.5 %), (27.5 %), (32.5 %), (42.5 %), (42.5 %), (52.5 %), (52.5 %), (57.5 %), (57.5 %), (57.5 %),	Test/spectre step = 182.5 step = 93.46 step = 112.4 step = 112.4 st	ps ps ps ps ps ps ps ps ps ps ps ps ps p	matic/f = Help (183 mÅ) (35.5 mÅ) (112 mÅ)	15
/home/v/s/su File learning of the second relief = all cmin = 0 P gmin = 1 pS tran: time = tran: time = tran: time = tran: time = tran:	2505 ns 505 ns 505 ns 12.51 ns 17.51 ns 22.5 ns 22.5 ns 22.5 ns 42.51 ns 47.51 ns 42.51 ns 57.51 ns 62.51 ns 67.51 ns 67.51 ns	(2.5 %), (7.51 %), (12.5 %), (17.5 %), (27.5 %), (22.5 %), (32.5 %), (32.5 %), (32.5 %), (42.5 %), (57.5 %), (57.5 %), (57.5 %), (57.5 %),	Test/Spectre step = 182 5 step = 93.46 step = 112.4 step = 112.4 st	ps ps ps ps ps ps ps ps ps ps ps ps ps p	matic/f = Help (183 m%) (33.5 m%) (112 m%)	15
/home/v/s/su File legratic = 10 relref = all1 cmin = 0 F gmin = 1 pS tran: time = tran: time = tran: time = tran: time = tran: time = t	2 505 ns 505 ns 505 ns 22 5 ns 32 51 ns 32 51 ns 57 51 ns 57 51 ns 57 51 ns 67 51 ns 67 51 ns 77 51 ns	$\begin{array}{c} (2.5 \ \aleph), \\ (7.51 \ \aleph), \\ (12.5 \ \aleph), \\ (12.5 \ \aleph), \\ (12.5 \ \aleph), \\ (12.5 \ \aleph), \\ (22.5 \ \aleph), \\ (27.5 \ \aleph), \\ (27.5 \ \aleph), \\ (37.5 \ \aleph), \\ (47.5 \ \aleph), \\ (57.5 \ \aleph)$	Test/spectro step = 182 5 step = 93.46 step = 112.4 step = 112.4 st	ps ps ps ps ps ps ps ps ps ps ps ps ps p	matic/; - Heip - (183 mÅ) (93.5 mÅ) (112 mÅ) (112 mÅ)	15
/home/v/s/su File learning of the second sec	2 505 ns 505 ns 505 ns 22 5 ns 37 5 l ns 47 5 l ns 52 5 ns 57 5 l ns 57 5 l ns 62 5 1 ns 57 5 l ns 67 5 l ns 77 5 l ns 87 5 l ns 77 5 l ns 87 5 l ns 77 5 l ns 87 5 l ns 77	$\begin{array}{c} (2.5 \ \aleph), \\ (7.51 \ \aleph), \\ (12.5 \ \aleph), \\ (12.5 \ \aleph), \\ (12.5 \ \aleph), \\ (27.5 \ \aleph), \\ (27.5 \ \aleph), \\ (27.5 \ \aleph), \\ (37.5 \ \aleph), \\ (47.5 \ \aleph), \\ (47.5 \ \aleph), \\ (57.5 \ \aleph)$	Test/spectro stap = 182 5 stap = 93.46 step = 112.4 step = 112.4 st	ps ps ps ps ps ps ps ps ps ps ps ps ps p	matic/; Imatic/; Heip (183 mÅ) (93.5 mÅ) (112 mÅ)	15
/home/vis/su File learning of File cmin = 0 F gmin = 1 pS tran: time = tran: time = tran: time = tran: time = tran: time = tran: time = tran: time =	2 505 ns 2 505 ns 505 ns 22 5 ns 23 5 lns 42 5 lns 47 5 lns 57 5 lns 67 5 lns 77 5 l	$\begin{array}{c} (2.5 \ \vartheta), \\ (7.51 \ \vartheta), \\ (12.5 \ \vartheta), \\ (12.5 \ \vartheta), \\ (27.5 \ \vartheta), \\ (27.5 \ \vartheta), \\ (27.5 \ \vartheta), \\ (27.5 \ \vartheta), \\ (37.5 \ \vartheta), \\ (47.5 \ \vartheta), \\ (47.5 \ \vartheta), \\ (57.5 \ \vartheta), \\ (57.5 \ \vartheta), \\ (67.5 \ \vartheta), \\ (72.5 \ \vartheta), \\ (92.5 \ \vartheta)$	Test/spectre step = 182.5 step = 33.46 step = 112.4 step = 112.4 st	b ps ps ps ps ps ps ps ps ps ps ps ps ps p	Heip Heip (183 mÅ) (93.5 mÅ) (112 mÅ)	15
/home/vis/su File lceratio = 10 relref = all1 cmin = 0 F gmin = 1 pS tran: time = tran: time = tran: time = tran: time = tran: time = tran: time = tran: time = time = tran: t	2 505 ns 505 ns 505 ns 12 51 ns 17 51 ns 22 5 ns 22 5 ns 22 5 ns 22 5 ns 22 5 ns 22 5 ns 23 51 ns 42 51 ns 57 51 ns 67 51 ns 72 51 51 51 51 51 51 51 51 51 51 51 51 51	(2.5 %), (7.51 %), (12.5 %), (17.5 %), (27.5 %), (27.5 %), (27.5 %), (37.5 %), (37.5 %), (42.5 %), (42.5 %), (57.5 %), (57.5 %), (52.5 %	Test/spectre step = 182.5 step = 33.46 step = 112.4 step = 112.4 st	<pre>>/schert ps ps</pre>	Heip (183 mÅ) (93.5 mÅ) (112 mÅ) (15
/home/v/d/su File File I ceratio = 101 relref = all1 cmin = 0 F gmin = 1 pS tran: time = tran: time = tran: time = tran: time = tran: t	2505 ns 2505 ns 2505 ns 2505 ns 12 51 ns 17 51 ns 27 5 ns 22 5 ns 22 5 ns 22 5 ns 22 5 ns 22 5 ns 52 5 ns 5	$\begin{array}{c} (2.5 \ \aleph), \\ (7.51 \ \aleph), \\ (12.5 \ \aleph), \\ (12.5 \ \aleph), \\ (17.5 \ \aleph), \\ (27.5 \ \aleph), \\ (27.5 \ \aleph), \\ (27.5 \ \aleph), \\ (37.5 \ \aleph), \\ (47.5 \ \aleph), \\ (47.5 \ \aleph), \\ (57.5 \ \aleph), \\ (57.5 \ \aleph), \\ (57.5 \ \aleph), \\ (57.5 \ \aleph), \\ (72.5 \ \aleph), \\ (92.5 \ \aleph)$	Test/spectro step = 182.5 step = 33.46 step = 112.4 step = 112.4 st	<pre>/schert ps ps</pre>	Heip (183 mÅ) (93.5 mÅ) (112 mÅ) (15
/home/v/d/su File File I ceratio = 101 relref = all1 cmin = 0 F gmin = 1 pS tran: time = tran: time = tran: time = tran: time = tran:	2505 ns 2505 ns 2505 ns 2505 ns 12 51 ns 17 51 ns 22 5 ns 52 5 ns 5	(2.5 %), (7.51 %), (12.5 %), (17.5 %), (27.5 %), (27.5 %), (27.5 %), (37.5 %), (37.5 %), (47.5 %), (57.5 %), (57.5 %), (57.5 %), (52.5 %), (57.5 %), (52.5 %	Test/spectro step = 192.5 step = 33.46 step = 112.4 step = 112.4 st	<pre>/schert ps ps</pre>	matic/; Imatic/; Heip (183 mÅ) (93.5 mÅ) (112 mÅ) (1 1 1 mÅ) (1 5
/home/v/d/su File File I ceratio = 101 relref = all1 cmin = 0 F gmin = 1 pS tran: time = tran: time = tran: time = tra	pon/simula 2/505 ns / 505 ns / 505 ns 12.51 ns 17.51 ns 27.5 ns 22.5 ns 22.5 ns 22.5 ns 52.5	(2.5 %), (7.51 %), (12.5 %), (12.5 %), (27.5 %), (27.5 %), (27.5 %), (27.5 %), (37.5 %), (47.5 %), (57.5 %), (57.5 %), (57.5 %), (52.5 %), (52.5 %), (62.5 %), (62.5 %), (72.5 %), (72.5 %), (82.5 %), (92.5 %), (92.5 %), (97.5 %	Test/spectro step = 182.5 step = 33.46 step = 112.4 step = 112.4 st	<pre>>/schert > ps ps ps ps ps ps ps ps ps ps ps ps ps p</pre>	Heip (183 mÅ) (93.5 mÅ) (112 mÅ) (15
/home/v/d/su File File I veratio = 101 relref = all1 cmin = 0 F gmin = 1 pS tran: time = tran: time = tran: time = tran: time = tran:	2505 ns 5505 ns 5505 ns 12 51 ns 17 51 ns 27 5 ns 27 5 ns 27 5 ns 27 5 ns 27 5 ns 32 51 ns 37 51 ns 42 51 ns 42 51 ns 52 5 ns 57 5 5	$\begin{array}{c} (2.5 \ \aleph), \\ (7.51 \ \aleph), \\ (12.5 \ \aleph), \\ (12.5 \ \aleph), \\ (12.5 \ \aleph), \\ (22.5 \ \aleph), \\ (22.5 \ \aleph), \\ (22.5 \ \aleph), \\ (22.5 \ \aleph), \\ (32.5 \ \aleph), \\ (32.5 \ \aleph), \\ (32.5 \ \aleph), \\ (32.5 \ \aleph), \\ (42.5 \ \aleph), \\ (42.5 \ \aleph), \\ (52.5 \ \aleph), \\ (97.5 \ \aleph)$	Test/spectro step = 182.5 step = 93.46 step = 112.4 step = 112.4 st	<pre>>/schert > ps p</pre>	Heip (183 mÅ) (93.5 mÅ) (112 mÅ) (15
/home/v/s/su File	pon/simula 2 505 ns 505 ns 505 ns 12 51 ns 17 51 ns 22 5 ns 27 5 ns 22 5 ns 22 5 ns 22 5 ns 52 5 ns	(2.5 %), (7.51 %), (12.5 %), (12.5 %), (12.5 %), (22.5 %), (22.5 %), (22.5 %), (32.5 %), (32.5 %), (42.5 %), (42.5 %), (57.5 %), (57.5 %), (57.5 %), (57.5 %), (67.5 %), (92.5 %	Test/spectro step = 182.5 step = 93.46 step = 112.4 step = 112.4 st	<pre>>/schen)))))))))))))))))))</pre>	(183 m%) (93.5 m%) (93.5 m%) (112 m%) (15
/home/v/8/su File File Iveratio = 101 relref = all1 rentref = all1 rentref = all1 rentref = all1 rentref = all1 trant time = trant time = trant time = trant time = trant time = trant time = trant tim	pon/simula 2 505 ns 505 ns 505 ns 12 51 ns 17 51 ns 22.5 ns 27.5 ns 22.5 ns 27.5 ns 32 51 ns 32 51 ns 52.5 ns 57.51 ns 42 51 ns 47 51 ns 42 51 ns 47 51 ns 42 51 ns 47 51 ns 42 51 ns 47	(2.5 %), (7.51 %), (12.5 %), (12.5 %), (12.5 %), (22.5 %), (22.5 %), (22.5 %), (32.5 %), (37.5 %), (42.5 %), (57.5 %	Test/spectro step = 182.5 step = 93.46 step = 112.4 step = 112.4 st	2/schen 3 ps 4 ps 5 ps 6 ps 7 ps 9 ss 9 s	(183 m&) (183 m&) (33.5 m&) (112 m&) (1	15
/home/v/s/su File	pon/simula 505 ns 505 ns 505 ns 12.51 ns 17.51 ns 22.5 ns 27.5 ns 22.5 ns 27.5 ns 22.5 ns 57.51 ns 52.5 ns 57.51 ns 52.51 ns 57.51 ns 52.51 ns 57.51 ns 52.51 ns 57.51	(2.5 %), (7.51 %), (12.5 %), (12.5 %), (12.5 %), (22.5 %), (22.5 %), (27.5 %), (27.5 %), (32.5 %), (37.5 %), (57.5 %	Test/spectro step = 182 5 step = 93 46 step = 112 4 step = 112 4 st	<pre>>/schen i ps i ps i ps i ps ps ps ps ps ps ps ps i ps i</pre>	Imatic/; Imatic/; (183 mÅ) (93.5 mÅ) (121 mÅ) (112 mÅ) (112 mÅ) (112 mÅ)	15
/home/v/s/su File	pon/simula 2 505 ns 505 ns 505 ns 12.51 ns 17.51 ns 22.5 ns 27.5 ns 22.5 ns 27.5 ns 32.51 ns 42.51 ns 42.51 ns 47.51 ns 42.51 ns 57.51 ns 42.51 ns 47.51 ns 42.51 ns 47.51 ns 42.51 ns 47.51 ns 42.51 ns 47.51 ns 47	(2.5 %), (7.51 %), (12.5 %), (12.5 %), (12.5 %), (12.5 %), (22.5 %), (22.5 %), (27.5 %), (37.5 %), (37.5 %), (37.5 %), (57.5 %), (57.5 %), (57.5 %), (57.5 %), (57.5 %), (62.5 %), (77.5 %), (87.5 %), (92.5 %	Test/spectro step = 182 5 step = 93.46 step = 112.4 step = 112.4 st	5 ps 5 ps	matic/; Imatic/; Heip (183 mÅ) (12 mÅ) (112 mÅ)	15
/home/v/s/su File	pon/simule 2 505 ns 505 ns 505 ns 12.51 ns 17.51 ns 22.5 ns 27.5 ns 22.5 ns 27.5 ns 22.5 ns 27.5 ns 42.51 ns 47.51 ns 42.51 ns 47.51 ns 42.51 ns 47.51 ns 42.51 ns 47.51 ns 42.51 ns 47.51 ns 42.51 ns 47.51 ns 47.5	$\begin{array}{c} (2.5 \ \aleph), \\ (7.51 \ \aleph), \\ (12.5 \ \aleph), \\ (22.5 \ \aleph), \\ (22.5 \ \aleph), \\ (37.5 \ \aleph), \\ (47.5 \ \aleph), \\ (47.5 \ \aleph), \\ (47.5 \ \aleph), \\ (57.5 \ \aleph)$	Test/spectro step = 182 5 step = 93.46 step = 112.4 step = 112.4 st	5 ps 5 ps	matic/; Imatic/; Heip (183 mÅ) (12 mÅ) (112 mÅ)	15

dODpInfo: writing operating point information to rawfile. modelParameter: writing model parameter values to rawfile. element: writing instance parameter values to rawfile. outputParameter: writing output parameter values to rawfile. designParamVals: writing netList parameters to rawfile. primitives: writing primitives to rawfile. subckts: writing subcircuits to rawfile.

Layout Creation

- From the PFD schematic menu select *"Tools>>Design* Synthesis>>Layout XL".
- For new layout, select "*Create New*" and press OK.
- In the dialog box input the cell name and view name. Press OK.
- Two new windows will pop out.
 Those are the layout window and the LSW widow.
- From Virtuoso XL layout menu select "Design->Gen from source".
- A layout generation options window appears and prompts to setup different parameters.
- Please refer to the figure beside for required input for basic layout generation.
- Click "Apply" and "Update".
 Then Click OK to generate the initial layout diagram.

	Start	up	Option		_ 🗆 🗙
ок	Cancel	Help			
Crea	Create a 'New', or 'Open' an existing cellView?				
\blacklozenge Create New \bigcirc Open Existing					
	Create	a N	iew File		
ок	Canc	el	Defaults		Help
Librar	y Name		NEW_I	IB	-
Cell N	ame	P	FIJ		
View	Name	1	ayoutį		
Tool			Virtuo	S0	-
Librar	y path file				
/home	e/vlsi/su	por	n/tsmc65/	cds.li	bį



Component Placement:

- To place the components inside the cell boundary, click "Edit->Place As In Schematic".
- Select and drag the devices/IO pins to proper location.
- Look for the lines representing the connections of selected object to other objects.

Configuring I/O Pins:

- In LSW window select layer to M1-pin.
- In the Virtuoso Layout window click "create>>label" and input the same name as the I/O pins.

Create Label 🗕 🗆 🗙				
Hide	Cancel	*	Help	
Label		VDDĚ		
Height		1		
Font		stick 💷		
Text O	ptions	■ Drafting Overbar		
Justific	ation	centerCenter -	1	
Attach				
Rota	ate	Sideways	Upside Down	



LSW						
Sort Edit	Help					
## M1	drw					
tsmcN65						
Show Objects						
🔳 Inst 🔳 Pin						
AV NV	AS NS					
Ĭ						
CO 🗱	drw \triangle					
🔀 CO2	drw					
# M1	drw					
M1	BSL					
M1	BSD					
M1	BSP					
	∇					

Final Layout (Before Routing):

- The pins (colored white and blue) have to be inside the layout boundary (in violet). The pin names (in white) are zoomed big just for easy pickings.
- Auto Routing
 - Once the setup is complete, we send the design for auto routing.
 - In the Virtuoso Layout window click "router>>export to router".
 - Fill up the required value as shown beside and click OK.
 - A new window will pop up as shown in the next slide.
 - Select "Use Rules File" and type-"/CMC/kits/tsmc_65nm/CRN65GP/TN6 5CMSP018K1_V1.0C/icc.rules"
 - Set the directory where to export.

Auto Routing Options:

- We can play with several options before sending for final routing.
- Click "Rules->Net->Width/Clearance".
- We can change the path width and spacing between them, Noise, Crosstalk, Shielding, etc. as required.

	Ð	kport to	Router	
ок с	ancel	Defaults	Apply	He
Export Lay	/out Ce	llview:		
Library	NEW_L	IB		Browse
Cell	PFI			Current Cellview
View	layou	ť		
Area	((0.0	0.0) (15	5.42 18.3	3)) <u>ĭ</u>
	Selec	t Area	Whole Are	a
Export Net	tlist Fro	im:	amatia Cal	lluiouu 🔿 Notliot Cito
	Cenvie	w 🗸 sch	emauc ce	Browse
Coll				Current Cellview
Mony				
Netlist	File:			
				Set File
Conductor Default Pin	Depth 1 Conne	32 <u>í</u> ection	Keepout I Options	Depth 32
→ Mus → Stra	t Join na Con	nection	E Full	l Connectivity t Pins to Edge
🔷 Wea	k Conne	ection	🔳 Inte	erlayer Rules
_ Export	marker		🔳 Inci	remental Update
Use Ru	ies File: CMSP01	3K1_¥1.OC	/icc.rul	es Set File
Export to	Directo	ry:		
NEW_L:	шį			Set Directory
Export Mo	de: 🔶	Foregroun	d 🔷 Back	kground
	orting D	ata:		
After Expo Start R	outer v	vith option:	s:	



Auto Routing (Final Step):

- Click "Autoroute>>Detail Route>>Detail Router".
- Define the number of passes. Click OK.
- The auto-routed design will appear.
- You may click *"Autoroute>>Clean"* and this will fine tune the routing.
- Click "Quit and Save" and the routed design will appear on top of the unrouted layout window.

PFD Layout View:







REFERENCES

[1] W.S. Trimmer and K.J. Gabriel, "Design Considerations for a Practical Electrostatic Micromotor", *Sensors and Actuators*, 11, pp. 189-206. (March, 1987).

[2] Baltes, O. Brand, G. K. Fedder, C. Hierold, J. Korvink and O.Tabata, "CMOS-MEMS: Advanced Micro and Nanosystems", *Wiley-VCH*, 2005.

[3] Eddy D S and Sparks D R, "Application of MEMS technology in automotive sensors and actuators", *Proc. IEEE* 86 1747–55, 1998

[4] http://www.infoneedle.com/posting/91275, Last visited: February, 2012.

[5] D J Bell, T J Lu1, N A Fleck and S M Spearing, "MEMS actuators and sensors: observations on their performance and selection for purpose", *Journal of Micromechanics and Microengineering*, 15, S153–S164 (July 2005).

[6] M. Saukoshi, L. Aaltonen, K. Halonen, and T. Salo, "Fully integrated charge sensitive amplifier for readout of micromechanical capacitive sensors", *Proc. IEEE Int. Symp. Circuits and Systems (ISCAS)*, (Kobe, Japan, 2005), pp. 5377-5380.

[7] N. Wongkomet, and B. E. Boser, "Correlated double sampling in capacitive position sensing circuits for micromachined applications", *Proc. IEEE Asia-Pacific Conf. on Circuits and Systems*, (Chiangmai, Thailand, 1998), pp. 723-726.

[8] J. Wu, G. K. Fedder, L. R. Carley, "A low-noise low-offset capacitive sensing amplifier for a $50\mu g/\sqrt{Hz}$ monolithic CMOS MEMS accelerometer", *IEEE J. Solid-State Circuits*, **39** (2004) 722-730.

[9] S. J. Sherman, W. K. Tsang, T. A. Core, and D. E. Quinn, "A low cost monolithic accelerometer", *Proc. Dig. VLSI Circuits Symposium*, (Seattle, WA, USA, 1992), pp. 34-35.

53

[10] W. Yun, R.T. Howe, and P.R. Gray, "Surface micromachined digitally forcebalanced accelerometer with integrated CMOS detection circuitry", *Solid-State Sensor and Actuator Workshop*, Hilton-Head Island, SC, USA, June 1992, pp. 126-131.

[11] K. Chau, S.R. Lewis, Y, Zhao, R. T. Howe, S.F. Bart, and R.G. Marcheselli, "An integrated force-balanced capacitive accelerometer for low-g applications", 1995 *IEEE Conf. on Solid-State Sensors & Actuators*, June 1995, pp. 593-596.

[12] J. A. Geen, S. J. Sherman, J. F. Chang, S. R. Lewis, "Single-chip surface micromachined integrated gyroscope with 50°/h Allan deviation", *IEEE J. of Solid-State Circuits*, **37** (2002) 1860-1866.

[13] N. Yazdi, A. Mason, K. Najafi, and K. D. Wise, "A generic interface chip for capacitive sensors in low-power multi parameter Microsystems", *Sensors & Actuators Part A*, **84** (2000) 351-361.

[14] M. Lemkin, B. Boser, "A three-axis micromachined accelerometer with a CMOS position-sense interface and digital offset-trim electronics", *IEEE J. of Solid-State Circuit*, vol. 34, April 1999, pp. 456-468.

[15] H. Kulah, J. Chae, N. Yazdi, K. Najafi, "A multi-step electromechanical sigmadelta converter for micro-g capacitive accelerometers", *2003 IEEE Int. Solid-State Circuits Conference*, Feb. 2003, pp. 202-203.

[16] J. Shiah, H. Rashtian, and S. Mirabbasi, "A low-noise high-sensitivity readout circuit for MEMS capacitive sensors", *Proc. IEEE Int. Symp. Circuits and Systems* (*ISCAS*), (Paris, France, 2010), pp. 3280-3283.

[17] B. V. Amini and F. Ayazi, "A 2.5 V 14-bit Sigma-Delta CMOS SOI Capacitive Accelerometer", *IEEE J. Solid-State Circuits*, vol-39, No. 12, pp. 2467-2476, Dec. 2004.

[18] B. V. Amini, S. Porkamali, and F. Ayazi, "A high resolution, Stictionless, CMOS Compatible SOI Accelerometer with a Low Noise, Low Power, 0.25-µm CMOS interface", *Proce. IEEE International Conference on MEMS*, 2004, pp. 572-575.

[19] B. V. Amini and F. Ayazi, "Micro-gravity Capacitive Silicon-on-Insulator Accelerometers", *J. Micromech. Microeng.*, 2005, vol. 15, pp. 2113-2120.

[20] N. Yazdi, H. Kulah, and K. Najafi, "Precision readout circuits for capacitive microaccelerometers", *Proc. of the IEEE Sensors*, (Vienna, 2004), pp. 28-31.

[21] A B. Razavi, Design of monolithic phase-locked loops and clock recovery circuits—a tutorial in Monolithic Phase-Locked Loops and Clock Recovery Circuits (Piscataway, NJ: IEEE Press, 1996).

[22] I. I. Basith, N. Kandalaft, R. Rashidzadeh, "Built-in self-test for capacitive MEMS using a charge control technique", *19th IEEE Asian Test Symposium*, (Shanghai, China, 2010), pp. 135-140.

[23] Xingguo Xiong, Yu-Liang (David) Wu, and Wen-Ben Jone, "A Dual-Mode Builtin Self-Test Technique for Capacitive MEMS Devices" *IEEE Tran. on Instrumentation and Measurement*, Vol **54**, Iss. 5, October 2005, pp. 1739 – 1750.

VITA AUCTORIS

NAME: Tareq Muhammad Supon

PLACE OF BIRTH: Barisal, Bangladesh

YEAR OF BIRTH: 1984

EDUCATION:

- 1. University of Windsor, Windsor, Ontario, Canada
 - Master of Applied Science (MASc) Sep 2010 May 2012
 - Major: Electrical and Computer Engineering
 - CGPA: 11/13.00 (Letter Grade: A-)
 - o Supervisor: Dr. Majid Ahmadi and Dr. Rashid Rashidzadeh
 - Thesis: A PLL based built-in self-test for MEMS sensorsWork: I have proposed and implemented a novel BIST solution for capacitive MEMS sensors using phase locked loop (PLL).
- 2. University of Windsor, Windsor, Ontario, Canada
 - Master of Engineering (M.Eng.) Sep 2009 Aug 2010
 - Major: Electrical and Computer Engineering
 - CGPA: 12/13.00 (Letter Grade: A)
 - Work: I have proposed a new technique to enhance the pperformance of Single Electron Junction (SET) 1-bit Full Adder during one of my course work. Later I published a conference paper with that work.
- 3. Ahsanullah University of Science and Technology, Dhaka, Bangladesh
 - Bachelor of Science (B.Sc.) May 2003 Nov 2007

- Major: Electrical and Elcetronic Engineering
- Result: First Class First with *honors* in a class of 54.
- CGPA: 3.77/ 4.00 (Letter Grade: A)

4. Amritalal Dey College, Barisal, Bangladesh

- Higher-secondary School Certificate (HSC) Sep 1998 Aug 2000
 - o Major: Science
 - o Marks: 79.1%
- 5. Barisal Zilla School, Barisal, Bangladesh
 - Secondary School Certificate (SSC) January 1988 May 1998
 - Major: Science
 - o Marks: 85.1%

PUBLICATIONS:

- "A PLL Based Readout and Built-in Self-Test for MEMS Sensors", Tareq Muhammad Supon, Krishnamohan Thangarajah, Rashid Rashidzadeh, Majid Ahmadi, IEEE MWSCAS 2011
 - This paper was short listed as one of the top eight articles among more than two hundred papers for the best paper award.
- "A readout solution for MEMS Sensors", Journal of Circuits, Systems, and Computers (Accepted on Dec. 2011)
- "Testing MEMS using Phase Locking Techniques", in preparation for The IEEE International Conference on Electronics, Circuits, and Systems (ICECS).

Performance Enhancement of Single Electron Junction 1-bit Full Adder, Iftekhar Ibne Basith, Tareq Muhammad Supon, Ajit Muhury, Rashid Rashidzadeh, Majid Ahmadi, IEEE ICECS 2011, December 2011.