# Maximizing Throughput Over Parallel Wire Structures in the Deep Submicrometer Regime

Dinesh Pamunuwa, Li-Rong Zheng, and Hannu Tenhunen

Abstract—In a parallel multiwire structure, the exact spacing and size of the wires determine both the resistance and the distribution of the capacitance between the ground plane and the adjacent signal carrying conductors, and have a direct effect on the delay. Using closed-form equations that map the geometry to the wire parasitics and empirical switch factor based delay models that show how repeaters can be optimized to compensate for dynamic effects, we devise a method of analysis for optimizing throughput over a given metal area. This analysis is used to show that there is a clear optimum configuration for the wires which maximizes the total bandwidth. Additionally, closed form equations are derived, the roots of which give close to optimal solutions. It is shown that for wide buses, the optimal wire width and spacing are independent of the total width of the bus, allowing easy optimization of on-chip buses. Our analysis and results are valid for lossy interconnects as are typical of wires in sub-micron technologies.

Index Terms—Bandwidth maximization, crosstalk, high performance, high-speed interconnect, interconnect delay, on-chip bus, repeater insertion, throughput maximization, wire optimization.

#### I. INTRODUCTION

OORE'S LAW has held remarkably true over the years and challenges at the device level have been and are being met with solutions of great ingenuity. It seems reasonable to assume that Moore's law will continue to hold true over the next eight to ten years. The ability to put hundreds of millions of transistors on a single chip has, however, created new challenges for the systems engineer in dealing with the complexity in such a way that potential bottlenecks such as timing closure, power distribution, and input-output requirements are not allowed to dictate the ultimate size, and hence, the functionality of the chip. A potential solution is an on-chip packet switched network, which has been proposed by a number of authors [1]–[3]. Whether of a regular tiled nature or otherwise, the interblock communication link in all of these schemes will consist of a large number of parallel wires with uniform coupling over most of the wire length in all probability.

This article examines signaling techniques and conventions over such relatively long coupled lossy lines, with emphasis on minimizing delay and maximizing bandwidth over multinet structures. A key question that we pose and attempt to answer in this paper is, given a fixed area in which to distribute the interconnect, what is the best arrangement of the wires to obtain

Manuscript received February 5, 2002; revised June 19, 2002. This work was supported by the Swedish governmental funding agencies Sida, Vinnova, and Exsite.

The authors are with the Laboratory of Electronics and Computer Systems, Department of Micro-Electronics and Information Technology, Royal Institute of Technology, Kista SE-164 40, Sweden.

Digital Object Identifier 10.1109/TVLSI.2003.810800

the highest bandwidth? Is it to have a few fat wires and a high signaling frequency, or a large number of small wires with a lower signaling frequency, or anything in between? How does the wire spacing affect overall bandwidth? What effect does repeater insertion have? How many repeaters should there be and how should they be sized?

Interconnects in deep submicron technologies are typically very lossy so that the RC delay dominates. In order to keep the resistance to a minimum, the aspect ratio (height/width) of wires is increased, which gives rise to increased interwire capacitance. This interwire capacitance results in crosstalk which has an effect on the delay, depending on how the aggressor lines switch. Crosstalk is of special significance in uniformly coupled parallel wires, causing unpredictable delays. A crucial point here is that when the geometry of the wire arrangement changes, the parasitics of the wires change in a highly nonlinear fashion. In particular, the exact manner in which the total capacitance is distributed into a ground component, and a component consisting of the capacitance to the adjacent wires is important, as this dictates the charging/discharging time. In the following sections, we carry out a novel analysis for optimizing bandwidth which maps the wire geometry to the parasitics, and uses modified switch factor based delay models that consider the effect of crosstalk on delay with good accuracy. Equations for optimizing the repeater size and number to compensate for the effects of switching aggressors are developed to aid in this analysis. We show that for a given metal resource in terms of a fixed total width, there is a clear global optimum consisting of a particular number of wires having a particular wire width and spacing. This optimum configuration does not necessarily translate to the maximum parallelism allowed by the technology, and in fact deviates considerably from it when the resources available for repeater insertion are limited. For wide buses, this optimal wire width and spacing is mostly independent of the total area.

The main contribution of this paper is in providing an analysis of delay and bandwidth issues over multiple, long, capacitively coupled lossy nets, and deriving analytic guidelines for optimizing the wire width and pitch for maximizing total bandwidth.

## II. OVERVIEW

An accurate analysis of interconnects requires solving Maxwell's equations in three-dimensions (3-D), which is prohibitively expensive in terms of computation time. However, it is possible to use simplified models in most cases to capture the important effects in the regime of interest [4]. We present in this section a brief overview of parasitic modeling and delay




Fig. 1. Configuration for investigating effect of crosstalk. (a) Geometrical arrangement of the parallel multinet structure. (b) Electrical model for delay modeling comprising victim net capacitively coupled to two aggressors in a uniform and distributed manner.

modeling with emphasis on the suitability for our objective in this paper: to develop closed form equations for delay prediction in parallel wire structures that will aid in gaining an intuitive understanding of how changes in the wire geometry affect the delay.

## A. Parasitic Modeling

The skin depth at the highest frequency of interest is usually high enough so that the DC resistance is quite accurate [5]

$$R = \rho \frac{l}{hw}. (1)$$

If second-order effects are ignored, and the capacitance of a wire is modeled solely by its parallel plate capacitance, changing the width does not affect the RC delay, as a decrease (increase) in resistance by a certain factor is accompanied by an increase (decrease) in capacitance by the reciprocal of the same factor leaving the RC product unchanged, However, it is well known that for interconnects in sub-micron technologies, the higher aspect ratio results in the fringing component of the capacitance being of similar or often greater magnitude than the parallel plate component [6]. Hence, the RC delay does change with the wire width, and does so in a highly nonlinear fashion. Further, most of the fringing capacitance is to an adjacent conductor, which results in capacitive crosstalk. Hence, the accurate distribution of the total capacitance into self and mutual terms is very important. The parasitic capacitance is a very strong function of the geometry, and 3-D field solvers are required to obtain accurate values. However, over the years, empirical equations have been developed which have reasonable accuracy, and are very important in gaining an intuitive understanding at a system level. The models can be broadly classified into those that consider an isolated rectangular conductor, and those that consider a multiwire structure. The geometrical parameters mentioned below can be identified by referring to Fig. 1.

The models in the first category describe the self capacitance of the wire and an overview can be found in [7]. One of the early approaches detailed in [8] gives an empirical formula which decomposes the capacitance of a single rectangular wire over a ground plane into a parallel plate component and a component proportional to a circular wire over a ground plane, and hence, has a straightforward physical motivation. The accuracy of this equation however drops rapidly when the ratio w/h falls below values of about 2–3. The trend in modern technologies is to have increasing numbers of metal layers, thus increasing h, and shrinking wire sizes, decreasing w, making the regime below this ratio the most interesting, and hence, rendering it unsuitable for on-chip wires. In [9], Sakurai reports (2) which was developed from curve fitting techniques, and is more accurate in the regime of interest

$$C = \varepsilon \left[ \frac{1.15w}{h} + 2.8 \left( \frac{t}{h} \right)^{0.222} \right]. \tag{2}$$

Finally, in [10], another slightly more complex equation is presented for the configuration of a single wire, which is reported to be the most accurate in [7] for the values of dielectric thickness ( $h=0.75~\mu{\rm m}$ ) and conductor thickness ( $t=1.3~\mu{\rm m}$ ) that were used in the study.

For the configuration of a conductor surrounded by two adjacent wires, Sakurai in the paper cited above, defines a coupling capacitance  $C_c$  as given in (3)

$$C_c = \varepsilon \left[ 0.03 \frac{w}{h} + 0.83 \frac{t}{h} - 0.07 \left( \frac{t}{h} \right)^{0.222} \right] \left[ \frac{s}{h} \right]^{-1.34}.$$
 (3)

This is used to define a total capacitance for the middle conductor as the sum of C and  $2C_c$ . The total capacitance given by this equation is in very good agreement with that predicted by a field solver for the total capacitance of the middle wire, but the individual components are not intended to provide decomposition of the total into ground and coupled components. Since the presence of the adjacent conductors significantly affects the electric field around the central conductor, accurate decomposition requires that the proximity of the neighboring conductors, or in a mathematical sense the quantity s, has to be modeled in the expression for the self capacitance. It then follows that the expressions for mutual capacitance are also unusable on their own.1 Hence, although these equations are quite useful for certain applications, they not suitable for a bandwidth analysis which requires that the distribution of the capacitance into self and mutual components be accurate.

Since then, formulae which attempt to partition the total capacitance into two components accurately have been proposed, in [12] and [13] and more recently in [14] and [15]. The equations in [12] have been widely used in the past, but drop in accuracy when the aspect ratio of the wires increase to DSM proportions. The methodology proposed in [14] uses numerous technology dependent constants, which render the models rather difficult to use without familiarity with their derivation. The formulae proposed in [13] and [15] can be conveniently used for parasitic extraction of DSM geometries. The models in [15] use a single technology dependent constant, derived by generating a database of values with a field solver for different geometries in a particular technology, and then using curve fitting techniques. They are in effect a modification of Sakurai's equations to render the partitioning more accurate. In this paper, these latter models will be used for mapping the wire geometry to the capacitive parasitics. They are reproduced in Section III-A.

Extraction of inductive parasitics poses problems of a different nature altogether [5], and in fact there is a certain duality when compared with capacitance extraction. Capacitance is very localized in that the electric field lines from a given conductor tend to terminate on the nearest neighbor conductors. This makes the capacitance matrix sparse (since only the terms related to the coupling between close wires need be included, the others being insignificant), so that analytic formulae need only model the geometry of the wire in question and the adjacent wires. However, the nonzero interaction terms have a very strong geometry dependence. This makes the accuracy of analytic formulae somewhat limited, and an error contained to within roughly 10% is about the best that can be hoped for in the prediction of different capacitive components of complex structures. By contrast, strong geometry dependence does not exist for inductance and local calculation is rather easy, rendering an-

<sup>1</sup>An excellent discussion including independent verification of this can be found in [11].

alytic formulae for partial inductances quite accurate. But again, contrary to the situation with capacitance, the locality problem is much harder. Current loops defining flux linkages can, and often do, extend far beyond the conductor in question, making the inductance matrix very dense. Hence, sparsifying the inductance matrix is a difficult problem. Because of the relative insensitivity of signal waveforms to variations in the parasitic inductance though, expensive extraction techniques can be avoided to a fair extent for most circuits, with some approaches even adopting a constant precharacterized inductance [16].

# B. Delay Modeling

1) Interconnect Modeling: From now on, whenever delay is mentioned without further qualification, we are talking about the 50% point of the step response, which is the delay to the switching threshold of an inverter. The most ubiquitous circuit model in MOS circuits is a lumped capacitance (representing the load) driven through a series resistance (representing the driver impedance), which has a single pole response and a delay as shown in (4)

$$t_{\text{lump}} = 0.7 RC. \tag{4}$$

One of the most prevalent methods of estimating the delay of more complex networks is to model the output by a single pole response, where the pole is the reciprocal of the first moment of the impulse response. This is often referred to as the Elmore delay, after the person who first proposed it as an upper bound to the delay in an analysis of timing in valve circuits [17]. Now, thin on-chip wires have a high resistance and are most often modeled by distributed RC lines. Signal propagation along such lines is governed by the diffusion equation which does not lend itself readily to closed-form solutions for the delay at a given threshold. However, it turns out that a first-order approximation results in very good predictions [18], [19]. One way of explaining this is to recognize that a distributed line (which comprises cascaded RC sections in the limit where the number of sections tends to infinity) is a degenerate version of an RC tree, with the step response in consequence having a dominant time constant. This time constant can be well approximated by the Elmore delay, or RC, which leads to (5) as the model for the delay of a distributed RC line [18]

$$t_{\text{dist}} = 0.4 \, RC. \tag{5}$$

This is a very good approximation and is reported to be accurate to within 4% for a very wide range of *R* and *C*. Sakurai in [20] reports a heuristic delay formulae based on a single pole response which predicts values which are very close to the elmore delay.

A distributed *RLC* model is the most accurate depiction of a wire, but it is not possible to get exact analytic solutions for the delay. Numeric techniques based on convolution methods [21], [22] and moment matching techniques [23]–[25] have been proposed, where it is possible to calculate the delay to arbitrary accuracy, depending on the number of matrix manipulations. For timing driven layout optimization, however, simpler models are necessary. In [26], Kahng and Muddu present closed form equations for the delay of a distributed *RLC* line by consid-

ering the first and second moments of the impulse response. Ismail and Friedman in [27] give empirical closed form equations derived from curve fitting techniques. Particularly elegant in their model is the fact that setting the inductance term to zero makes it consistent with the *RC* tree delay. Now there are an increasing number of works that address the issue of when the effect of inductance is important enough to be modeled in the delay [28]–[32]. These expressions, though formulated in different ways, are for the most part equivalent. Reproduced here are the expressions from [29], because they neatly quantify a window where inductance is important, and have a straightforward physical motivation

$$\frac{t_r}{2\sqrt{lc}} < \text{length} < \frac{2}{r}\sqrt{\frac{l}{c}}.$$
 (6)

A lossy transmission line has series resistive and inductive segments and parallel capacitive segments (the conductive loss to ground can be safely ignored for the vast majority of very large scale integration (VLSI) circuit applications). The symbols r, l and c in (6) refer to the per-unit length quantities while length refers to the length of the wire. Now, in a qualitative sense, if the combined capacitive and inductive reactance at the highest frequency of operation (defined by the rise time at the output of the driver) is comparable with the series resistance, inductance cannot be ignored. This condition defines the second inequality of (6); if the line is longer, the loss is high enough to mask out the inductive effect. However, the line also has to be long enough for the delay at the speed of light in the medium to be comparable to the rise time; if not, the gating signal is too slow for the reactance to compete with the resistance. This defines the first inequality. Additionally, this window may never exist, if the combination of the rise time and loss is such that short lines have a time of flight delay that is much less than the rise time, and long lines have far too much loss for inductance to be important. This condition is defined in (7)

$$t_r > 4\frac{l}{r}. (7)$$

The inequalities (6) and (7) can be used to show that for the majority of nets in VLSI circuits, inductance can be safely ignored.

In closely coupled lines the phenomenon of crosstalk can be observed. Crosstalk may be both inductive and capacitive. In coupled microstrip lines, for example, the mutual capacitance couples the time derivative of voltage while the mutual inductance couples the spatial derivative of voltage, so that a signal transition on one line may induce traveling waves on another line [33], [34]. For DSM circuits, capacitively coupled lossy lines are the most relevant when the phenomenon of crosstalk causes signal integrity and delay problems. Crosstalk couples a noise pulse onto the victim net which can have two effects: it can result in a functional failure by causing the voltage at a node to switch above or below a threshold, and it affects the propagation velocity of signal pulses on the victim line. In this paper, we are only concerned with the influence on delay.

The effect of crosstalk on the delay depends on the switching of the aggressor lines, and can truly be captured only by dynamic simulators which takes into account arrival times of different signals and carries out a full transient analysis. It is possible, however, to limit the aggressor alignment to a few specific cases and develop timing models for static analyses. One such work is [35], where moment-matching techniques are used to obtain single pole responses for coupled lines. Most often static timing models, which take crosstalk into account are based on a switch factor. The capacitance for a line is modeled as the sum of two components, one of which represents the capacitance to ground, while the other represents the capacitance to adjacent nets. This second component is multiplied by a factor which takes the value of 0 and 2 for the best and worst cases, respectively. Kahng et al. in [36] show that 2 does not necessarily constitute an upper limit on the delay in general, where the inputs are finite ramps, and have different slew rates, and that 3 is a better factor for worst-case estimations in such situations. There have been works which have derived closed form equations for the delay where the capacitance has been distributed into two components. Examples are [37], which uses a lumped model, and [38], which uses a single section  $\pi$  model and derives two pole delay models for arbitrary ramp inputs. However, when the wire length increases, the lumped model can result in large deviations from the actual delay. For example, for an isolated distributed line of 500  $\Omega$  resistance and 100 fF capacitance with a 10 fF gate load driven with a driver having a Thevenin resistance of 1 k $\Omega$ , the difference between the delay predicted by a single section  $\pi$  model and a five section  $\pi$  model is 41%.

2) Repeater Insertion: The most common method of reducing delay over long interconnects is to insert repeaters at appropriate points. Bakoglu and Meindl in [39] presented an analysis based on characterizing the repeater with an input capacitance and an output resistance which was one of the pioneering works in this area. Subsequently, researchers have improved on both the repeater model and the wire-load model. Wu and Shiau in [40] use a linearized form of the Schichmann–Hodges equations while Adler and Friedman in [41] use Sakurai's alpha power model to include the effect of velocity saturation in short channel devices. In [42], Dhar and Franklin present an elegant mathematical treatment of area constrained optimization. Ismail and Friedman in [27] use the interconnect model mentioned above to carry out an analysis for repeater insertion which models inductance for the first time.

As we mentioned at the beginning of this section, a clear distinction is made between crosstalk noise and crosstalk on delay effects. There have been a lot of articles published which propose efficient methodologies to insert repeaters to combat both effects [43], [44]. They basically iteratively check for noise and delay constraint violations, and insert repeaters where necessary, optimizing the placement in the process. The delay calculations in these methodologies are made with the switch factor based models, or higher order numeric models such as AWE described in [24]. There have been relatively few works which address the issue of driver modeling and optimizing the repeater *size* and *number* to combat the crosstalk on delay effect. One such work is [45], where the authors model the driver with a "transient" resistance which is calculated numerically.

3) Our Approach: Since our objective in this paper is to develop closed form equations for bandwidth optimization in parallel wires, we use analytic delay models that are very simple,

yet model with good accuracy the most important phenomenon in closely coupled wires: that of capacitive crosstalk. The lines are modeled as coupled uniformly distributed RC lines, and a slightly modified switch factor based analysis of delay in long uniformly coupled nets is presented, where the capacitance is distributed over two components and two empirical constants are used to appropriately modify the dominant time constant. This is shown to be more accurate than using a factor of 2 to model the worst case, although, the complexity is the same. We further use this model to show that both the number and size of repeaters can be optimized to compensate for dynamic effects. The Ismail metrics given above are utilized to verify the boundary conditions where these models are valid. These equations for repeater insertion give a very simple means of modeling the effect of crosstalk on delay and provide an insight at the system level into timing issues in long buses, allowing easy analysis of bandwidth optimization.

## III. INTERCONNECT MODELING AND DELAY ANALYSIS

The electrical model for investigating delay is shown in Fig. 1(b). Each line, except the two peripheral lines, are coupled on both sides to aggressors. The reason is that this is closest to the actual situation for an interconnect in a bus. This is a lossy capacitive model which does not include inductance, and is valid for the thin wires which are typical of DSM technologies.

## A. Parasitic Modeling

To calculate the capacitance terms shown in Fig. 1 we use the models proposed in [15]. They use a technology dependent constant  $\beta$  which is calculated from a database of values generated by a field solver, and are defined in (8)–(13)

$$C_f = \varepsilon_k \left[ 0.075 \left( \frac{w}{h} \right) + 1.4 \left( \frac{t}{h} \right)^{0.222} \right] l \tag{8}$$

$$C_f' = C_f \left[ 1 + \left( \frac{h}{s} \right)^{\beta} \right]^{-1} \tag{9}$$

$$C_p = \varepsilon_k \, \frac{wl}{h} \tag{10}$$

$$C_{s, \text{mid}} = C_p + 2C_f' \tag{11}$$

$$C_{s, \text{corn}} = C_p + C_f + C_f' \tag{12}$$

$$C_c = C_f - C_f' + \varepsilon_k$$

$$\cdot \left[ 0.03 \left( \frac{w}{h} \right) + 0.83 \frac{t}{h} - 0.07 \left( \frac{t}{h} \right)^{0.222} \right] \left( \frac{h}{s} \right)^{1.34} l.$$
(13)

Typical values of  $\beta$  range from 1.50 to 1.75, and 1.65 may be used for most DSM technologies. The equations are reported to be accurate to over 85% when the following inequalities are satisfied

$$0.3 < (w/h) < 30 \tag{14}$$

$$0.3 < (t/h) < 10 \tag{15}$$

$$0.3 < (s/h) < 10.$$
 (16)

TABLE I
COEFFICIENTS OF THE HEURISTIC DELAY MODEL FOR DISTRIBUTED LINE
WITH DIFFERENT SWITCHING PATTERNS

i	Switching pattern	$\lambda_{i}$	$\mu_{i}$			
1	(a)	1.51	2.20			
2	(b)	1.13	1.50			
3	(c)	0.57	0.65			
4	(d)	0.57	0.65			
5	(e)	па	па			
6	(f)	0	0			

For DSM circuits, typical geometries are well within this range. Additionally, the DC resistance is given by

$$R = R_{SQ} \frac{l}{w}.$$
 (17)

# B. Line Delay and Repeater Insertion

In the delay analysis, the victim line is assumed to switch from zero to one, without loss of generality. When a line switches up(down) from zero(one) it is assumed to have been zero(one) for a long time. For simultaneously switching lines in the configuration of Fig. 1, six distinct switching patterns can be identified.

- 1) Both aggressors switch from one to zero.
- 2) One switches from one to zero, the other is quiet.
- 3) Both are quiet.
- One switches from one to zero, the other switches from zero to one.
- 5) One switches from zero to one, the other is quiet.
- 6) Both switch from zero to one.

Consider 3) above as the reference delay, where the driver of the victim line charges the entire capacitance. Cases 1) and 2) slow down the victim line, 4) is equivalent to 3), and 5) and 6) speed up the victim. In all cases except 5), the response of the distributed line for step inputs has a dominant pole nature.<sup>2</sup> Since the time constants in question are linear combinations of R,  $C_s$  and  $C_c$ , changing coefficients are sufficient to distinguish between the different cases. The delay is as given in (18) where  $\lambda_i$  take the values in Table I

$$t_{\rm vic} = 0.4 RC_s + \lambda_i RC_c. \tag{18}$$

These constants were obtained by running sweeps with the circuit analyzer SPECTRE. Now the total delay of the line is affected by the driver strength, and the load at the end of the line. The simplest characterization of the driver is to consider it as a voltage source in series with an output resistance  $R_{\rm drv}$ , with a capacitive load of  $C_{\rm drv}$  at the input. The linear approximation

<sup>2</sup>The reason is that distributed, uniformly coupled RC nets resemble charge sharing networks, which often have a dominant pole on the signal path. However, if the dominant pole is not on the signal path, (from the driver of the victim to the load of the victim) or the network has two coincident poles, the response has a two pole nature [47].

<i>R</i> O	$R$ $C_s$ $\Omega$ $pF$	C <sub>c</sub>	t <sub>T</sub> (sim)		(sim)	1	c (sim)	1	1	1	1	1	(sim)	1 '	odel)	, c		R	$C_s$ $C_c$ pF pF		t <sub>T</sub> (sim)	1 `	$t_T$ (model)		nitude ror %	$R$ $\Omega$		$C_c$ pF	t <sub>T</sub> (sim)	t <sub>T</sub> (model)		Magnitude of error %	
-	l br	pr	ns	old	new	old	new	"	Pi	pr	ns	old	new	old	new	1 "	Pr	pr	ns	old	new	old	new										
10	1	0.1	0.992	0.986	1.014	0.65	2.16	100	0.1	0.1	1.180	1.070	1.153	9.34	2.30	10	0.01	0.1	0.0020	0.0018	0.0019	9.55	2.48										
10	1	0.2	1.310	1.267	1.323	3.29	0.97	100	0.1	0.3	2.992	2.782	3.031	7.00	1.32	10	0.01	1	0.0153	0.0144	0.0158	5.62	3.54										
10	1	0.3	1.639	1.549	1.633	5.53	0.42	100	0.1	0.5	4.787	4.494	4.910	6.11	2.56	10	0.01	10	0.1478	0.1405	0.1545	4.91	4.55										
10	1.1	0.1	1.060	1.056	1.084	0.42	2.21	100	0.2	0.1	1.398	1.284	1.367	8.13	2.18	10	0.1	0.1	0.0023	0.0021	0.0022	8.24	2.14										
10	1.1	0.2	1.376	1.338	1.393	2.82	1.24	100	0.2	0.3	3.281	2.996	3.245	8.68	1.08	10	0.1	1	0.0157	0.0147	0.0161	6.27	2.63										
10	1.1	0.3	1.704	1.619	1.703	4.98	0.07	100	0.2	0.5	5.085	4.708	5.124	7.41	0.75	10	0.1	10	0.1482	0.1409	0.1549	4.98	4.45										
10	1.2	0.1	1.129	1.126	1.154	0.24	2.23	100	0.3	0.1	1.595	1.498	1.581	6.09	0.88	10	1	0.1	0.0053	0.0053	0.0054	0.42	2.22										
10	1.2	0.2	1.443	1.408	1.464	2.42	1.45	100	0.3	0.3	3.541	3.210	3.459	9.34	2.30	10	1	1	0.0198	0.0179	0.0193	9.55	2.47										
10	1.2	0.3	1.769	1.690	1.773	4.48	0.25	100	0.3	0.5	5.375	4.922	5.338	8.43	0.70	10	1	10	0.1527	0.1440	0.1580	5.66	3.49										
20	1	0.1	0.998	0.991	1.019	0.65	2.14	300	0.1	0.1	1.220	1.110	1.191	9.01	2.35	100	0.01	0.1	0.0020	0.0018	0.0019	9.48	2.52										
20	1	0.2	1.318	1.274	1.330	3.28	0.94	300	0.1	0.3	3.090	2.886	3.130	6.61	1.27	100	0.01	1	0.0154	0.0146	0.0159	5.55	3.47										
20	1	0.3	1.648	1.558	1.641	5.51	0.45	300	0.1	0.5	4.945	4.662	5.069	5.72	2.49	100	0.01	10	0.1491	0.1420	0.1559	4.79	4.52										
20	1.1	0.1	1.067	1.062	1.090	0.43	2.18	300	0.2	0.1	1.447	1.332	1.413	7.93	2.31	100	0.1	0.1	0.0023	0.0021	0.0023	8.20	2.19										
20	1.1	0.2	1.384	1.345	1.401	2.8	1.21	300	0.2	0.3	3.390	3.108	3.352	8.32	1.12	100	0.1	1	0.0159	0.0149	0.0163	6.20	2.56										
20	1.1	0.3	1.713	1.628	1.712	4.97	0.10	300	0.2	0.5	5.253	4.884	5.291	7.03	0.70	100	0.1	10	0.1496	0.1423	0.1562	4.86	4.43										
20	1.2	0.1	1.136	1.133	1.161	0.24	2.21	300	0.3	0.1	1.653	1.554	1.635	5.96	1.05	100	1	0.1	0.0053	0.0053	0.0055	0.43	2.17										
20	1.2	0.2	1.451	1.416	1.472	2.42	1.42	300	0.3	0.3	3.660	3.330	3.574	9.01	2.35	100	1	1	0.0199	0.0181	0.0194	9.46	2.48										
20	1.2	0.3	1.779	1.699	1.783	4.47	0.22	300	0.3	0.5	5.554	5.106	5.513	8.06	0.74	100	1	10	0.1541	0.1455	0.1594	5.55	3.47										
30	1	0.1	1.003	0.997	1.025	0.65	2.11	500	0.1	0.1	1.260	1.150	1.229	8.71	2.40	1k	0.01	0.1	0.0022	0.0020	0.0022	8.79	2.88										
30	1	0.2	1.325	1.282	1.337	3.27	0.91	500	0.1	0.3	3.189	2.990	3.229	6.25	1.22	1k	0.01	1	0.0168	0.0161	0.0174	4.62	3.15										
30	1	0.3	1.658	1.566	1.650	5.50	0.48	500	0.1	0.5	5.103	4.830	5.228	5.35	2.43	1k	0.01	10	0.1626	0.1565	0.1696	3.77	4.28										
30	1.1	0.1	1.073	1.068	1.096	0.42	2.16	500	0.2	0.1	1.496	1.380	1.460	7.74	2.42	1k	0.1	0.1	0.0026	0.0024	0.0025	7.73	2.63										
30	1.1	0.2	1.392	1.353	1.408	2.81	1.18	500	0.2	0.3	3.499	3.220	3.459	7.97	1.16	1k	0.1	1	0.0173	0.0164	0.0177	5.25	2.30										
30	1.1	0.3	1.723	1.638	1.721	4.95	0.12	500	0.2	0.5	5.422	5.060	5.458	6.66	0.66	1k	0.1	10	0.1631	0.1568	0.1699	3.84	4.18										
30	1.2	0.1	1.142	1.139	1.167	0.24	2.19	500	0.3	0.1	1.710	1.610	1.690	5.85	1.20	1k	1	0.1	0.0059	0.0059	0.0060	0.52	1.69										
30	1.2	0.2	1.459	1.424	1.479	2.41	1.39	500	0.3	0.3	3.779	3.450	3.689	8.71	2.40	1k	1	1	0.0218	0.0199	0.0212	8.67	2.67										
30	1.2	0.3	1.789	1.709	1.792	4.46	0.19	500	0.3	0.5	5.732	5.290	5.688	7.71	0.77	1k	1	10	0.1679	0.1603	0.1734	4.53	3.26										

TABLE II
ACCURACY OF DELAY MODEL WITH EMPIRICAL CONSTANTS MEASURED AGAINST SPECTRE AND TRADITIONAL WORST CASE MODEL

of the buffers allows the use of superposition to find the delay, which is given by (19)

$$t_{T, \text{vic}} = 0.7 R_{\text{drv}} (C_s + C_{\text{drv}} + \boldsymbol{\mu_i} \times 2\boldsymbol{C_c}) + R(0.4 C_s + \boldsymbol{\lambda_i} \times \boldsymbol{C_c} + 0.7 C_{\text{drv}}). \quad (19)$$

The lumped resistance  $R_{\rm drv}$  combines with all the capacitances (lumped and distributed) to produce delay terms with a coefficient of 0.7. Similarly, the distributed resistance of the line combines with various capacitances to produce different delay terms (it is assumed that the load at the end of the line is an inverter, which is the same size as the driving inverter). The terms which model crosstalk are shown in bold. The coefficient  $\mu_i$  is a second empirical constant to model the Miller effect. Together, these two coefficients make the expression for total delay more accurate than using a single coefficient of 2 for the coupling capacitance to model the worst case. For i=1, the above expression reduces to (20)

$$t_{T, \text{ vic}} = 0.7 R_{\text{drv}} (C_s + 4.4 C_c + C_{\text{drv}}) + R(0.4 C_s + 1.5 C_c + 0.7 C_{\text{drv}}).$$
 (20)

If a universal factor of 2 is used for the coupling capacitance, the expression takes the form given in (21)

$$t_{T, \text{ vic}} = 0.7 R_{\text{drv}} (C_s + 4 C_c + C_{\text{drv}}) + R(0.4 C_s + 1.6 C_c + 0.7 C_{\text{drv}}).$$
 (21)

Hence, with the empirical constants that we propose, factors of 4.4 and 1.5 appear before  $C_c$ , while in a conventional worst-case analysis they would be 4 and 1.6. If the driver impedance is set to zero, the difference between the two expressions is very small, but with nonzero driver impedances, the difference is significant. The accuracy of (20) and (21) was checked against simulated values, and the results are presented in Table II, which is divided into three sections. The first section has parasitic values that can be said to represent those of global or semi-global wires, the second has values that are more typical of narrower wires, while the third has a much wider variation of all three parameters. The values corresponding to  $R_{\mathrm{drv}}$  and  $C_{\mathrm{drv}}$  were set to 1 k $\Omega$  and 0, 3 k $\Omega$  and 0, and 5 k $\Omega$ and 100 fF for the three sections, respectively. The comparison is also plotted in Figs. 2–4. It can be seen that in all cases, the empirical model contains the error to under 5%, while the traditional method is more sensitive to the value of the driver impedance and has errors of up to 10% for certain cases.

To reduce delay the long lines in Fig. 1 are broken up into shorter sections, with a repeater (an inverter) driving each section. Let the number of repeaters including the original driver be K, and the size of each repeater be H times a minimum sized inverter (all lines are assumed to be buffered in a similar fashion). The output impedance of a minimum sized inverter for the particular technology is  $R_{\rm drv,\,m}$  and the output capacitance  $C_{\rm drv,\,m}$  both of which are assumed to scale linearly with size. This arrangement is sketched out in Fig. 5, where the symbol refers to




Fig. 2. Comparison of empirical and traditional switch factor based analyses. Points correspond to entries 1-27 of Table II.




Fig. 3. Comparison of empirical and traditional switch factor based analyses. Points correspond to entries 28-54 of Table II.

a capacitively coupled interconnect as shown in Fig. 1. In general, the line segments corresponding to the gain stages would not be equal in length, as repeaters are typically situated in "repeater stations," the locations of which are determined by overall layout considerations. Then the delay is given by (22)

$$t_{\text{uneq}} = \sum_{i=1}^{K} \left[ 0.7 \left( \frac{\mathbf{R}_{\text{drv}_{\text{m}}}}{h_i} \right) \right]$$

$$\times (c_s l_i + H_i C_{\text{drv}_m} + \mu_i \times 2c_c l_i)$$

$$+ r l_i (0.4 c_s l_i + \lambda_i c_c l_i + 0.7 H_i C_{\text{drv}_m}) + \frac{t_r}{2}. \quad (22)$$

It is assumed that the load  $C_L$  is equal to the input capacitance of an H sized inverter. Also, the signal rise time has been included here. For the long lossy lines that we consider here, usually the delay of the line is much greater than the rise time




Fig. 4. Comparison of empirical and traditional switch factor based analyses. Points correspond to entries 55-81 of Table II.




Fig. 5. Repeaters inserted in long uniformly coupled nets to reduce delay.

of the signal with which the driving inverter is gated, and the 50%–50% delay from buffer input to output interconnect node is independent of rise time [46].<sup>3</sup>

Now the minimum delay is obtained when the repeaters are equalized over the line, when the above expression reduces to (23)

$$t_{eq} = K \left[ 0.7 \frac{R_{\text{drv}_{\text{m}}}}{H} \left( \frac{C_s}{K} + HC_{\text{drv}_{\text{m}}} + \mu_i \frac{2C_c}{K} \right) + \frac{R}{K} \left( 0.4 \frac{C_s}{K} + \lambda_i \frac{C_c}{K} + 0.7 HC_{\text{drv}_{\text{m}}} \right) \right] + \frac{t_r}{2}. \quad (23)$$

In order to find the optimum H and K for minimizing delay, the partial derivatives of (23) with respect to K and H are equated to zero, resulting in (24) and (25)

$$K_{i, \text{ opt}} = \sqrt{\frac{0.4RC_s + \lambda_i RC_c}{0.7R_{\text{drv_m}}C_{\text{drv_m}}}}$$
 (24)

$$H_{i, \text{ opt}} = \sqrt{\frac{0.7R_{\text{drv}_{\text{m}}}C_{s} + 1.4\mu_{i}R_{\text{drv}_{\text{m}}}C_{c}}{0.7RC_{\text{drv}_{\text{m}}}}}.$$
 (25)

<sup>3</sup>This is assuming that zero time is when the driving inverter starts to switch. If zero time is considered to be the point at which the ramp to the first driver starts, the entire rise time should be added.

When a number corresponding to a certain case is substituted for i in the two equations, the number and size of repeaters to minimize the delay for that particular switching pattern results. Note that when the coupling capacitance term  $C_c$  is set to zero (i.e., the entire capacitance is lumped into the term  $C_s$ ), (7) and (8) simplify to the Bakoglu equations [19]. Thus, we have proposed a simple way to distribute the capacitance and take the effect of switching aggressors into account. These equations and their ramifications for repeater insertion strategies are examined in more detail later in the paper.

# C. Model Verification

1) Aggressor Alignment: The effect of aggressor alignment (the times at which the aggressors switch relative to the victim net) on delay is a much researched topic [48]. For a three net arrangement such as was considered in this paper, it has been shown that when the slew rates are unequal, the worst-case delay is caused by aggressors which switch at different times [36]. Since our models are built up by considering simultaneously switching nets, and we present case 1) as being very near worst-case, it is interesting to check the inaccuracy introduced by our assumptions.

Since we are analyzing uniformly coupled data lines, it is reasonable to make the simplifying assumption that the rise times




Fig. 6. Eye diagram at the output of the victim net showing the effect of aggressor alignment on delay.

of the input signals are the same. Even for this simplified case, it is not simultaneous switching, but both aggressors switching slightly after the victim that causes the worst delay. This is, however, a very small difference and is really negligible. The effect of different aggressor alignment on delay can be seen by inspection of the eye diagram at the output of the victim net, built up over hundreds of cycles, with different pseudo-random bit streams (PRBS) being fed to the three lines. Consider a net with  $R=600~\Omega,~C_s=550~\mathrm{fF},~\mathrm{and}~C_c=100~\mathrm{fF},~\mathrm{where}$  $R_{\rm drv} = 208~\Omega$  and  $C_{\rm drv} = 351~{\rm fF}$ . The worst case delay predicted by (6) is 277.5 ps. Now shown in Fig. 6, is the eye diagram built up with 1000 bits of 1ns period having 100 ps rise and fall times where PRBSs with different seeds have been fed to the three lines. The worst-case delay is indicated by the intersection of the markers, and is 274.9 ps, which is very close to that predicted by the model. The exact error depends very much on the rise times used. Obviously, the smaller the rise time, the more accurate is the model.

2) Testing With Real Repeaters: We investigated the accuracy of our models with an actual  $0.35~\mu m$  technology. The input capacitance of a minimum sized inverter in that technology is approximately 9.5~fF, while its output impedance is  $7.7~k\Omega$ . We used signal rise and fall times of 100~ps. In the same technology, a 1 cm long wire in metal 3 has a total capacitance to substrate of 720~fF, a coupling capacitance of 850~fF to an adjacent wire with minimum spacing, and a resistance of  $800~\Omega$ . Hence, the loads in Table III are chosen to represent global or semi-global length wires. The repeater insertion strategy we have opted to show here is  $H_{1,opt}$  and  $K_{1,opt}$ , and the accuracy is tested for case a).

The drop in accuracy seen here is due more to the effect of resistive shielding, i.e., poor driver modeling than a weakness in the delay models. The practice of treating the inverter as a voltage source-resistor-capacitor combination where the parasitics scale linearly with size, and all second-order effects are ignored, though poor, are often the only option available for timing driven layout optimization.

<sup>4</sup>These figures are the Thevenin resistance and input capacitance of an appropriately sized MOS driver.

TABLE III
COMPARISON OF MODEL FOR BUFFERED NET WITH WORST-CASE CROSSTALK
AGAINST ACTUAL DELAY WITH REAL INVERTERS

$R \\ \Omega$	C <sub>s</sub> fF	$C_c$ fF	K	Н	T <sub>d</sub> (actual) ps	$T_d$ (model) ps	Error%
600	550	100	2	37	607.0	555	8.5%
800	100	100	2	23	534.0	477	10.6%
1k	100	100	2	21	581.0	526	9.5%
600	550	550	3	63	1061	918	13.4%
800	1000	100	3	38	918.0	757	17.6%
1k	550	100	3	28	864.0	704	18.6%
600	550	1000	4	82	1300	1165	10.4%
800	550	550	4	55	1223	1047	14.4%
1k	100	550	4	45	1181	1072	9.2%
600	1000	1000	5	86	1435	1216	15.3%
1k	550	550	5	49	1395	1168	16.3%
1k	1000	550	5	53	1524	1251	17.9%

As seen in Table III, the accuracy of the total delay predicted by (6) is accurate within 82% and 92%. The *fidelity* of (7) and (8) appear, however, to be much greater. By fidelity we mean the closeness of the solutions predicted by (7) and (8) to the optimal solutions. This is evident from Fig. 7, where the results of simulations for a range of H situated either side of the value predicted by (6) are shown. It can also be seen that the delay curves are quite flat, and H can be relaxed with little loss in performance.

## IV. OPTIMAL SIGNALING OVER PARALLEL WIRES

For the wire arrangement show in Fig. 1, the worst-case delay of a line is defined as  $t_{WC}$ .<sup>5</sup> Since in general it has to be assumed that the worst case aggressor-victim switching pattern will occur on a given line, any calculation of bandwidth has to consider the worst-case delay as the *minimum* delay over a line. This minimum delay, as we shall show depends on the resources available for repeater insertion, but it shall always correspond to the switching pattern in case 1)6 (this statement needs further proof, which we provide in Section IV-A1). Hence, for all delay calculations, (22) with i = 1 is used. The line delay is matched to the minimum pulse width T, by allowing a sufficient margin of safety. The exact mapping depends on the type of line [49], but it is generally accepted that three propagation delays are sufficient to let the signal cross the 90% threshold for RC lines [50]. Since we already consider the worst-case delay with good accuracy, a factor of 1.5 is deemed to be sufficient,<sup>7</sup> resulting in (26)

$$T = 1.5t_{\rm WC}.$$
 (26)

<sup>5</sup>The delays of the two corner conductors differ as they are coupled to only one line, and the distribution of the capacitance changes slightly. Considering this difference would be an unnecessary refinement for most applications.

<sup>6</sup>This is neglecting the very slight difference introduced by simultaneously switching aggressors.

<sup>7</sup>The constant used to match the 50% delay to the pulse width depends on the application and is irrelevant in the context of the methodology. We are using the value given here merely to be able to talk in terms of numbers.




Fig. 7. Graphs showing how the delay varies with repeater size around the optimal size for minimum delay: (a) top graph shows the delay for a net of  $R=800~\Omega$ ,  $C_s=1~\mathrm{pF},C_c=100~\mathrm{fF},$  where K=3,H=38 and the bottom for a net of  $R=600~\Omega$ ,  $C_s=550~\mathrm{fF},C_c=100~\mathrm{fF},K=2,H=37$  and (b) top graph shows the delay for a net of  $R=600~\Omega$ ,  $C_s=1~\mathrm{pF},C_c=1~\mathrm{pF},K=5,H=86$  and the bottom for a net of  $R=600~\Omega$ ,  $C_s=550~\mathrm{fF},C_c=1~\mathrm{pF},K=4,H=82$ .

The total bandwidth in terms of bits per second is now given by (27)

$$BW = \frac{N}{T}. (27)$$

This expression changes if pipelining is carried out so that at any given time, more than one bit—up to a maximum of one bit per each gain section—is on the line. Since each repeater will refresh the signal and sharpen its rise or decay, the mapping between the propagation delay and the pulse width needs to be carried out for *each section*. Theoretically, it is possible to gain an increase in bandwidth by introducing repeaters up to the limit where the bit width is determined by considerations other than the delay of a single stage, or where the delay of the composite

net is greater than its constraint. In practice, one rarely sees repeaters introduced merely for the sake of pipelining, when the total delay of the net and power consumption increases as a result. If pipelining is carried out, it is a simple matter to multiply (27) by the appropriate factor.

The number of signal wires N, that can be fitted into a given area depends on whether shielding is carried out or not. In general, shielding individual lines is only useful against capacitive crosstalk. The magnetic field will in all probability permeate the entire breadth and length of the bus, and can only be contained by very fat wires. Hence, for the shielded case it is assumed that the shielding wires are the thinnest permitted by the technology, regardless of the size of the signal wires, as this serves the intended purpose while minimizing area for nonsignal wires.




Fig. 8. Graphs showing how a repeater insertion strategy optimized for a particular switching pattern performs for other switching patterns. The x axis shows different aggressor switching patterns, and the y axis the delay for different repeater sizes and numbers. Case i) in the legend refers to a repeater insertion strategy where K and H are optimal for minimizing delay for case i). <<AUTHOR: "Case i" IS NOT PRESENT IN LEGEND, NEED NEW FIG? THANK YOU>>

From the geometry of Fig. 1, we get the relation given in (28) for unshielded wires, and (29) for shielded wires

$$W_T = NW + (N-1)S \tag{28}$$

$$W_T = NW_{\text{signal}} + (N - 1)(2S + W_{\text{shield}}). \tag{29}$$

Our problem definition is to maximize the bandwidth for a constant width  $W_T$ . Depending on whether or not the designer has freedom over wire sizing, the analysis is different. These two cases are covered in Sections IV-A and IV-B.

## A. Fixed Wire Width and Pitch

When the wire width and pitch is fixed, optimizing bandwidth reduces to the simple task of designing the repeaters to minimize delay over each individual line. The issue of optimizing the repeaters for the worst-case is examined in Section IV-A1 while resource constrained repeater insertion is covered in Section IV-A2.

1) Minimum Delay: Equations (24) and (25) give the K and H values for minimizing delay for different switching patterns. The obvious question is, how will a repeater insertion strategy optimized for a particular switching pattern work for other patterns? Given in Fig. 8 are the delays for different patterns, when the repeater insertion strategies are optimized for cases 1–6, excepting 5. The net considered here has a resistance of 1 k $\Omega$  and capacitances of 100 fF to ground and to each of the adjacent wires.  $R_{\rm drv}$  and  $C_{\rm drv}$  are set to 7.7 k $\Omega$  and 9.5 fF to match the 0.35  $\mu$ m technology we use for testing. The legend termed

TABLE IV
SHOWS HOW A REPEATER INSERTION STRATEGY OPTIMIZED FOR A
PARTICULAR SWITCHING PATTERN PERFORMS FOR OTHER SWITCHING
PATTERNS. THE DATA CORRESPONDS TO THE GRAPHS IN FIG. 8

	imisatio trategy	on	Line Delay (pSec)									
Case	K	Н	Case 1 Case 2 Case 3 Case 4 Ca									
1	2	21	476	421	349	349	287					
2	2	18	479	418	340	340	272					
3	1	14	546	453	330	330	222					
4		14	546	453	330	330	222					
6	1	9	625	504	346	346	211					
Single	1	13	556	458	330	330	218					

single refers to the conventional delay minimization strategy that would be carried out by treating the total capacitance as a single lumped component. These values are also given for comparison in Table IV. Now as expected, for each switching pattern, the delay is minimum for the H and K that is optimized for that particular pattern and is not optimal for other patterns. It can also be seen that the optimal strategy for minimizing the worst case delay is indeed  $H_{1,\,\mathrm{opt}}$  and  $K_{1,\,\mathrm{opt}}$ . Although this particular number and size of repeaters performs suboptimally for cases 2 through 6, they do not perform so badly that the delay




Fig. 9. Shows how the delay varies with H and K for a net having  $R=600~\Omega$ ,  $C_s=550~\mathrm{fF}$  and  $C_c=100~\mathrm{fF}$ . The plane at 1.3 ns describes the delay constraint for that net, while the third surface is an appropriately scaled plot of HK. Any of the H, K coordinates corresponding to the points on the curved convex surface below the plane are acceptable to meet the delay constraint, and the particular point among all these points that gives the minimum HK product is the most desirable solution.

for any one of these patterns is greater than the delay corresponding to case 1. Hence, when a repeater insertion strategy is referred to as optimal, it means that H and K take the values  $H_{1, \text{ opt}}$  and  $K_{1, \text{ opt}}$ , respectively.

2) Area and Power Constrained Repeater Insertion: The area of a minimum sized inverter can be modeled as the sum of two components, one of which is dependent on the W/L ratio of the transistors, and one which is independent of it. Now since the repeaters are H times a minimum sized inverter and are K in number, minimizing the area is equivalent to minimizing the product HK. The dynamic power consumption of an inverter is 0.5  $C_{\rm load}V_{dd}^2f$  (where f refers to frequency), and hence, for a given frequency power consumption is minimized by minimizing  $C_{\rm load}$ . Since the output capacitance of an inverter is proportional to H, minimizing power consumption is also equivalent to minimizing HK.

The problem of repeater optimization for uniform, coupled nets can take two forms. Either the maximum acceptable delay for the net is specified, and the objective is to minimize area subject to the constraint  $t \leq t_{\rm max}$ , or the maximum acceptable area is specified and the objective is to minimize the delay subject to the constraint  $A \leq A_{\rm max}$ . Consider Fig. 9 which shows the variation of delay with H and K where the line parasitics correspond to row 1 of Table III. The plane shows a delay constraint of 1.3 ns for that net, and any of the K and H combinations which lie below this and on the curved surface showing the delay is acceptable to meet the delay constraint. Also shown is an appropriately scaled plot of HK.

Because HK is quasi concave in the quadrant of positive H and K, it is not possible to find an analytical solution to the

first optimization problem, which has to be solved numerically. However, it is possible to analytically solve the second optimization problem because its objective function  $t_{0.5}$  as given in (6), is concave as seen in the figure. The optimum solution can be found by solving the Karush–Kuhn–Tucker conditions [51], [52] given by (30)–(34) where  $L_i$  refer to the Lagrangian constants

$$0.7 \frac{R_{\text{drv}}}{H^2} (C_s + 4.4C_c) - 0.7RC_{\text{drv}} + L_1 K + L_2 = 0$$
(30)

$$\frac{R}{K^2} \left( 0.4C_s + 1.5C_c \right) - 0.7R_{\text{drv}}C_{\text{drv}} + L_1H + L_3 = 0$$
(31)

$$L_1(HK - A_{\text{max}}) = 0, \quad HK \le A_{\text{max}} \quad (L_1 \ge 0)$$
 (32)

$$L_2(H-1) = 0, \quad H \ge 1 \quad L_2 \ge 0$$
 (33)

$$L_3(K-1) = 0, \quad K \ge 1 \quad L_3 \ge 0.$$
 (34)

#### B. Variable Wire Width and Pitch

In this section, we consider additionally that the wire size and spacing can also change. Typically in a process the wires in a certain layer are limited to tracks determined by the minimum feature size of the technology. Within this frame, the designer has freedom to vary the spacing and the width of the wires. Now the problem definition can be stated as follows: for a constant width  $W_T$ , what are the N (number of conductors), s (spacing between conductors), and w (width of an conductor) values that give the optimum bandwidth? The variables are discrete as s and w are dictated by the process as well, and there are geometrical limits which cannot be exceeded. The optimal arrangement depends very much on the resources allocated for repeaters, and is investigated by simulations first. Then approximate analytic equations are developed that give close to optimal solutions, and can be used as guidelines to quickly obtain the true solution.

- 1) Simulations: The simulations are carried out for a future technology with parameters estimated from guidelines laid out in [53]. The minimum feature size is 50 nm, and copper wires are assumed with the technology dependent constant  $\beta$  being 1.65, height above substrate h being 0.2  $\mu$ m, and wire thickness t being 0.21  $\mu$ m. The minimum wire width and spacing are each assumed to be 0.1  $\mu$ m and the output impedance of a minimum sized inverter estimated to be 7 k $\Omega$  and its input capacitance 1 fF. In all cases the constraint for the wires is set to a total width of 15  $\mu$ m. Of the three variables N, s and w, only two are linearly independent, as the third is defined by (28) or (29) for any values that the other two may take. We choose to vary N and s, and assume that w and s are variable in multiples of the minimum pitch. In the subsequent sections different constraints on the repeaters are considered.
- 2) Ideally Driven Line: Although ideal sources are never present in practice, the wire arrangement for the maximum bandwidth is interesting as it serves as a point of comparison for later results. Given in Fig. 10 is the plot of how the bandwidth varies with N and S. It can be seen that there is a clear optimum of 16 conductors which is far from the maximum number of 150 conductors allowed by the technology constraints.




Fig. 10. Variation of bandwidth with number of conductors (N), and spacing between conductors (s) over a fixed metal resource where driver delay is ignored.




Fig. 11. Variation of bandwidth for unshielded lines with number of conductors (N), and spacing between conductors (s) over a fixed metal resource with optimal repeater insertion. Variation of bandwidth for unshielded lines with number of conductors (N), and spacing between conductors (s) over a fixed metal resource with a fixed size and number of buffers for each line.

3) Unshielded Lines With Optimal Buffering: The bandwidth for changing N and s where the repeaters are optimally sized is plotted in Fig. 11. It can be seen that the maximum bandwidth is obtained when the parallelism is the maximum allowed by the physical constraints of the technology, of  $w=s=0.1~\mu\mathrm{m}$ . This result is logical because the buffers

which are optimally sized for each configuration compensates for the increased resistance and crosstalk effect. The values of H and K are 52 and 7, respectively, while the maximum bandwidth is 345.5 Gb/s.

4) Unshielded Lines With Constant Buffering: Optimal repeater insertion results in a large number of huge buffers. Also,




Fig. 12. Variation of bandwidth for unshielded lines with number of conductors (N), and spacing between conductors (s) over a fixed metal resource with a fixed size and number of buffers for each line.

as is the case with optimal buffering in general whether the load is lumped or distributed, the delay curve is quite flat, and the sizes can be reduced with little increase in delay. Instead of optimal repeater insertion, if a constraint is imposed on the number and size of buffers for each line, the optimal configuration does not equate to the maximum number of wires. Given in Fig. 12 is a plot of the bandwidth when a constraint of K=1 and H=20 is laid down for each line. The optimal configuration corresponds to  $w=0.16~\mu \mathrm{m}$ ,  $s=0.2~\mu \mathrm{m}$  and N=42, so that the NHK product is 840. The maximum bandwidth is now 171.1 Gb/s.

5) Unshielded Lines With Constrained Buffering: Typically the constraint would be on the total area occupied by the buffers, and hence, K and H would be affected by N. If (28) describes their area constraint on the buffers, the optimum configuration is the solution to the constrained optimization problem of maximizing (27) subject to (35)

$$NKH \le A_{\text{max}}. (35)$$

This adds a third independent variable to the objective function (21), of either K or H since  $A_{\rm max}$  is a constant. It is a simple matter to incorporate all the relevant equations presented here into an iterative algorithm that can be used to obtain a computer generated solution. As an example, assume that  $A_{\rm max}$  is set to 500 for the same boundary conditions. It turns out that the optimal configuration is when K=1, and shown in Fig. 13 is a plot of the bandwidth where K=1 and H changes according to N. The optimal wire arrangement turns out to be  $w=0.26~\mu{\rm m}$ ,  $s=0.4~\mu{\rm m}$  and N=23.

6) Shielded Lines With Optimal Buffering: In general, shielding each signal wire results in a drop in the overall band-

width. The reason is that although shielding reduces the delay over each individual line, the reduction in the number of signal lines more than negates this effect. Shown in Fig. 14 is a plot of the bandwidth where every other wire is a minimum sized shielding wire, and the signal wires are buffered optimally. The total bandwidth of 261.3 Gb/s is less than in the unshielded case. This reduction is however accompanied with a saving in repeater size, and shielding can be considered as an option to reduce area and power consumption for repeaters.

- 7) Shielded Lines With Constrained Buffering: This plot (Fig. 15) also offers a straight comparison with the unshielded case. There is a drop in the bandwidth as can be seen, from 163 Gb/s to 160 Gb/s. With constrained buffering, the repeater area and power consumption are the same in the two cases, as the maximum available resources are utilized.
- 8) Validity of Analysis: Since inductance is not considered in the timing model, the question arises of how close the prediction is to the true optimum for real wires which always have nonzero inductance. Inductance as mentioned before, depends on the signal return path, and hence, is relatively insensitive to the wire width. Typical values range from 2–4 nH/cm [16]. If the metrics defined in (6) and (7) are applied with a signal rise time of 50 ps and the very conservative inductance value of 5 nH/cm, it can be seen that the inductive effects are not important even for the fattest wires in the plots, which are in an unimportant region, and far away from the optimal point.
- 9) Analytic Guidelines: An analysis for the optimum bandwidth with the exact capacitance equations proves to be intractable rather quickly. However, an approximate solution can be derived by recognizing certain characteristics in the fringe capacitance terms. An inspection of (8) shows that dependence of




Fig. 13. Variation of bandwidth for unshielded lines with number of conductors (N), and spacing between conductors (s) over a fixed metal resource where the total resources for repeater insertion are fixed.




Fig. 14. Variation of bandwidth for shielded lines with number of conductors (N), and spacing between conductors (s) over a fixed metal resource with optimal repeater insertion.

 $C_f$  on the width w is rather weak. (In fact, this is the main reason that increased wire width results in reduced delay; the total ca-

pacitance of a wire is dominated by the fringe component, which is insensitive to w. Hence, the possibility exists to increase the




Fig. 15. Variation of bandwidth for unshielded lines with number of conductors (N), and spacing between conductors (s) over a fixed metal resource where the total resources for repeater insertion are fixed.

width by a certain factor and reduce the resistance proportionally, while benefiting from the fact that the parallel plate capacitance which increases by the same proportionate factor is only a small portion of the total capacitance, thus reducing the overall RC product.) The contribution from the term proportional to w is much less than the term proportional to the t/h ratio. Hence, an approximate expression for  $C_f$  is given in (36) which is constant in the face of changing w and s

$$C_{f_{app}} = 1.4\varepsilon_k \left(\frac{t}{h}\right)^{0.222} l. \tag{36}$$

Similarly, the term proportional to w can be neglected for the expression for  $C_c$ , leading to (37)

$$C_{c_{\text{app}}} = C_{f_{\text{app}}} - C'_{f_{\text{app}}} + a\varepsilon_k \left(\frac{h}{s}\right)^{1.34} l \tag{37}$$

where a is a unitless constant defined by (38)

$$a = 0.83 \frac{t}{h} - 0.07 \left(\frac{t}{h}\right)^{0.222}.$$
 (38)

Now the approximate pulsewidth T which is defined as  $1.5t_{WC}$  can be expressed in the form given in (39)

$$T = T_1 \frac{w}{h} - \frac{T_2}{1 + (h/s)^{1.65}} - \frac{T_3 l}{[1 + (h/s)^{1.65}]w} + T_4 (h/s)^{1.34} + T_5 \frac{l}{w} + T_6 \frac{l}{w} (h/s)^{1.34} + T_7$$
(39)

where the time constants are defined in (40)–(47)

$$T_1 = 0.7\varepsilon_k R_{\rm dry} l \tag{40}$$

$$T_2 = 1.68 R_{\text{dry}} C_{f_{\text{app}}}$$
 (41)

$$T_3 = 0.71 \frac{R_{\text{SQ}} C_{f_{\text{app}}}}{K} \tag{42}$$

$$T_4 = 3.08a\varepsilon_k R_{\rm drv} l \tag{43}$$

$$T_5 = 1.51 \frac{R_{SQ} C_{f_{app}}}{K} + 0.7 C_{drv} R_{SQ}$$
 (44)

$$T_6 = 1.51 \, \frac{a\varepsilon_k R_{\rm SQ} l}{K} \tag{45}$$

$$T_7 = 0.4 \frac{\varepsilon_k R_{\rm SQ} l^2}{Kh} + 3.08 R_{\rm drv} C_{f_{\rm app}}$$
 (46)

$$R_{\rm drv} = \frac{R_{\rm drv_m}}{H} \quad C_{\rm drv} = HC_{\rm drv_m}$$

$$T_{\rm drv_m} = R_{\rm drv_m}C_{\rm drv_m}.$$
(47)

Now substituting for N in (27) from (28) (since it was shown that unshielded wires result in the greater bandwidth over a constant metal resource, we consider only this case) results in expression (48) for bandwidth

$$BW = \frac{W_T + s}{(w+s)T}. (48)$$

This is a concave function in w and s with a global maximum as was shown in the simulated plots. At this maximal point, the numerators of the partial derivatives of BW with respect to w and s are zero. Recognizing that  $s \ll W_T$  close to the optimal point allows the following equations to be derived from these two conditions

$$T + (w+s)\frac{\partial T}{\partial w} = 0 (49)$$

$$T + (w+s)\frac{\partial T}{\partial s} = 0. {(50)}$$




Fig. 16. Roots of the function  $f(s) = T + (w + s) \partial t / \partial s$  for optimally buffered lines.

Substituting for T from (39) in (49) and doing some rather unpleasant number crunching allows w to be written as an explicit function of s, as defined in (51), shown at the bottom of the page.

Also the partial derivative of T with respect to s is as given in (52)

$$\frac{\partial T}{\partial s} = -\frac{1.65}{h} \left( T_2 + T_3 \frac{l}{w} \right) \frac{(h/s)^{2.65}}{[1 + (h/s)^{1.65}]^2} - \frac{1.34}{h} \left( T_4 + T_6 \frac{l}{w} \right) (h/s)^{2.34}.$$
 (52)

Now in (50),  $\partial T/\partial s$  is replaced by (52), T replaced by (39), and w replaced by (51) in the resulting expression. This results in a single variabled function of s in the form of f(s)=0. Given that the initial expressions were rather complex and unwieldy, this is a fairly simple equation, in so much that it is a function of a single variable with constants completely defined in terms of easily obtained technological parameters and the design constraints K, H and I. The coordinates of the optimal point is given by the roots of (50) and (51). Since BW is a well behaved function with a single maximal point in the regime of interest, (50) usually has only one root. This root can easily be found either by a simple iterative algorithm such as a binary search, or by inspection of a plot. To demonstrate this, consider the first example in the simulation, which consisted of

optimally buffered lines, when K=7 and H=52. Shown in Fig. 16 is a plot of (50) against the different s values considered in the simulation. The only possible root is  $s = 0.1 \mu m$ , when (51) gives  $w = 0.1 \mu m$ , which are exactly the values given by the simulation. To consider a second example, simulations showed that for constrained buffering the optimal point is when  $w=0.27~\mu\mathrm{m}$  and  $s=0.4~\mu\mathrm{m}$ , when N=23 and K and H are 1 and 21, respectively. The function (50) for these values of H and K are plotted in Fig. 17. The solution predicted by the roots is  $w = 0.27 \ \mu \text{m}$  and  $s = 0.3 \ \mu \text{m}$ , when N = 27. This is very close to the true optimum, and in fact checking the values predicted by the exact equations with the values on either side of the s value predicted by (50), that of  $s=0.2~\mu m$ and  $s=0.4~\mu\mathrm{m}$  results in the correct solution. Finally, for the case with ideal drivers, when  $R_{\mathrm{drv}}=0$  and  $C_{\mathrm{drv}}=0$ , the simulation showed that the optimal point was when  $w = 0.56 \mu m$ ,  $s=0.4~\mu \text{m}$ , and N=16. The plot of (50) shown in Fig. 18 predicts the optimal to be  $w=0.56~\mu\mathrm{m},\,s=0.3\mu\mathrm{m},\,\mathrm{when}$ N=18. Again, checking just the two values on either side of the approximate s value results in the correct solution. Hence, (50) and (51) can be used to garner values that can either serve as the starting point for simulations with the exact equations to yield the true optimal point, or even be used unchanged, as they are quite close to the true optimum.

There is a rather important ramification of these approximate analytic equations for designing buses. An inspection of (49)

$$w = \sqrt{\frac{[T_3 - T_5 - T_6(h/s)^{1.34} - T_5(h/s)^{1.65} - T_6(h/s)^3]ls}{T_2 - T_7 + T_1(h/s)^{-1} + T_1(h/s)^{0.65} - T_4(h/s)^{1.34} - T_7(h/s)^{1.65} - T_4(h/s)^3}}$$
(51)




Fig. 17. Roots of the function  $f(s) = T + (w + s) \partial t / \partial s$  for lines with constrained buffering.




Fig. 18. Roots of the function  $f(s) = T + (w + s) \partial t / \partial s$  for lines with ideal buffering.

and (50) reveals that the optimal bus width and spacing is independent of the total width,  $W_T$ . The only approximation made in deriving these two expressions was that the optimal spacing s is very small in comparison to  $W_T$ , which is valid for buses with word length greater than or equal to eight. This makes the design much less complicated, and the optimal wire width and pitch for maximizing bandwidth can easily be derived by estimating an initial solution with the analytic formulae, and then running a few simulations with the exact capacitance equations. The following guidelines can be followed in this process.

- 1) The maximum bandwidth across a metal resource can be achieved by fitting the maximum number of wires, each optimally buffered according to (24) and (25) with i=1. This defines the upper bound on the repeater resources or the  $H\Omega K$  product.
- 2) Depending on the design bandwidth requirement and area and power constraints, *H* and *K* are chosen for each line.
- 3) The single variabled function (50) is plotted against the values of s that are allowed by the technology, and the value that most closely resembles a zero represents the

- approximate optimal interwire spacing. This value is substituted in (51) to yield the matching wire width.
- 4) With these approximate values as a starting point, a few simulations are carried out with the exact capacitance equations for T in (48), to find the true optimal solution.

It must also be stated that the validity of the lossy capacitive line model must be established at the start of the analysis, which can easily be checked by any of the metrics proposed by a number of authors [28]–[32]. In the experiments carried out by the authors, it was evident that inductive effects could be safely ignored for the wire widths that were close to the optimal point, and indeed even for those wires much fatter than the wires in this region.

## V. SUMMARY AND CONCLUSION

In this paper, we have discussed signaling issues over lossy capacitive lines that are representative of global and semi-global length interconnect in DSM circuits. The accurate extraction of capacitive parasitics in multinet structures by means of closed form equations was examined. Then a modified switch factor based delay model with empirical coefficients was used to derive equations that describe the manner in which the repeater size and number can be optimized to compensate for the effect of switching aggressors in long nets. All equations were checked against a dynamic circuit simulator Spectre, and the accuracy of the repeater models were checked using real transistor models from an actual  $0.35~\mu m$  process.

These expressions were then used to investigate the optimum arrangement of wires to yield the maximum throughput for a given metal resource. For a parallel wire configuration, several factors combine to affect the delay in various ways. Increased parallelism is desirable in general, but when the total area that is allowed for the wires is constrained, this results in smaller, more tightly coupled wires, increasing crosstalk, and causing greater line delay. Repeater insertion and especially area constrained repeater insertion further complicates the issue. However, we have demonstrated a method of analysis that takes into account all these factors, and shown that there is a clear optimum configuration. Because of the closed form nature of the expressions we have presented, this optimum can be predicted easily by means of an iterative algorithm. Additionally, we have used simplified versions of the equations to produce a single variabled function of interwire spacing s, and a companion function for wire width w, the roots of which give a solution that is quite close to the true optimum. This approximate solution can be used as a starting point for simulations with the exact equations to provide the correct solution with one or two iterations. It was also shown that for wide buses, the optimal wire width and spacing depends on the repeater constraints and length, but is independent of the total width. The results we have presented in this article can conveniently be used to optimize on-chip buses.

#### REFERENCES

- [1] D. Sylvester and K. Keutzer, "Getting to the bottom of deep submicron II: A global wiring paradigm," in *Proc. ISPD*, 1999, pp. 193–200.
- [2] W. J. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," in *Proc. DAC*, 2001, pp. 684–689.

- [3] M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, and A. Sangiovanni-Vincentelli, "Addressing the system on-a-chip interconnect woes through communication based design," in *Proc. DAC*, 2001, pp. 667–672.
- [4] E. Chiprout, "Interconnect and substrate modeling and analysis: An overview," *IEEE J. Solid-State Circuits*, vol. 33, pp. 1445–1452, Sept. 1998.
- [5] K. L. Shepard, D. Sitaram, and Y. Zheng, "Full-chip, three-dimensional, shapes-based RLC extraction," in *Proc. ICCAD*, pp. 142–149.
- [6] J. M. Rabaey, *Digital Integrated Circuits*. Englewood Cliffs, NJ: Prentice-Hall, 1996, pp. 439–444.
- [7] E. Barke, "Line-to.ground capacitance calculation for VLSI: A comparison," *IEEE Trans. Computer-Aided Design*, vol. CAD-7, pp. 295–298, Feb. 1988.
- [8] C. P. Yuan and T. N. Trick, "A simple formula for the estimation of the capacitance of two-dimensional interconnects in VLSI circuits," *IEEE Electron Device Lett.*, vol. EDL-3, pp. 391–393, 1982.
- [9] T. Sakurai and K. Tamaru, "Simple formulas for two- and three-dimensional capacitances," *IEEE Trans. Electron Devices*, vol. ED-30, pp. 183–5, Feb. 1983.
- [10] N. v.d. Meijs and J. T. Fokkema, "VLSI circuit reconstruction from mask topology," *Integration*, vol. 2, no. 2, pp. 85–119, 1984.
- [11] T. H. Lee, The Design of CMOS Radio Frequency Integrated Circuits. New York: CUP, 1998, pp. 114–131.
- [12] E. T. Lewis, "An analysis of interconnect line capacitance and coupling for VLSI circuits," *Solid-State Electron.*, vol. 27, pp. 741–749, Aug. 1984.
- [13] J. H. Chern, J. Huang, L. Arledge, P. C. Li, P. C. Lee, and P. Yang, "Multilevel metal capacitance models for CAD design synthesis systems," IEEE Electron Device Lett., vol. 13, pp. 32–34, Jan. 1992.
- [14] M. Lee, "A multilevel parasitic interconnect capacitance modeling and extraction for reliable VLSI on-chip clock delay evaluation," *IEEE J. Solid-State Circuits*, vol. 33, pp. 657–661, Apr. 1998.
- [15] L. R. Zheng, D. Pamunuwa, and H. Tenhunen, "Accurate a priori signal integrity estimation using a dynamic interconnect model for deep submicron VLSI design," in *Proc. ESSCIRC*, Sept. 2000, pp. 324–327.
- [16] Y. I. Ismail and E. G. Friedman, On-Chip Inductance in High Speed Integrated Circuits. Norwell, MA: Kluwer, 2001, pp. 247–256.
- [17] W. C. Elmore, "The transient response of linear damped circuits," J. Appl. Physics, vol. 19, pp. 55–63, Jan. 1948.
- [18] J. Rubinstein, P. Penfield, and M. Horowitz, "Signal delay in RC tree networks," *IEEE Trans. Computer-Aided Design*, vol. CAD-2, pp. 202–211, July 1983.
- [19] H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Reading, MA: Addison-Wesley, 1990.
- [20] T. Sakurai, "Approximation of wiring delay in MOSFET LSI," *IEEE J. Solid State Circuits*, vol. 18, pp. 418–426, Aug. 1983.
- [21] S. Lin and E. S. Kuh, "Transient simulation of lossy interconnect," in Proc. DAC, June 1992, pp. 81–86.
- [22] J. S. Roychowdhury and D. O. Pederson, "Efficient transient simulation of lossy interconnect," in *Proc. DAC*, June 1991, pp. 406–412.
   [23] S. P. McCormick and J. Allen, "Waveform moment methods for
- [23] S. P. McCormick and J. Allen, "Waveform moment methods for improved interconnection analysis," in *Proc. DAC*, June 1990, pp. 406–412.
- [24] L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," *IEEE Trans. Computer-Aided Design*, vol. 9, pp. 352–366, Apr. 1990.
- [25] V. Raghavan, J. E. Bracken, and R. A. Rohrer, "AWESpice: A general tool for the accurate and efficient simulation of interconnect problems," in *Proc. DAC*, June 1992, pp. 740–745.
- [26] A. B. Kahng and S. Muddu, "An analytic delay model for RLC interconnects," *IEEE Trans. Computer-Aided Design*, vol. 16, pp. 1507–1514, Dec. 1997.
- [27] Y. I. Ismail and E. G. Friedman, "Effects of inductance on the propagation delay and repeater insertion in VLSI circuits," *IEEE Trans. VLSI Syst.*, vol. 8, pp. 195–206, Apr. 2000.
- [28] A. Deutsch et al., "When are transmission lines important for on-chip interconnects," *IEEE Trans. Microwave Theory Tech.*, vol. 45, pp. 1836–1846, Oct. 1997.
- [29] Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Figures of merit to characterize the importance of on-chip inductance," *IEEE Trans. VLSI Syst.*, vol. 7, pp. 442–449, Dec. 1999.
- [30] S. Lin, N. Chang, and S. Nakagawa, "Quick on-chip self- and mutual-inductance screen," in *Proc. ISQED*, Mar. 2000, pp. 513–520.
- [31] B. Krauter, S. Mehrotra, and V. Chandramouli, "Including inductive effects in interconnect timing analysis," in *Proc. CICC*, 1999, pp. 445, 452

- [32] K. Banerjee and A. Mehrotra, "Analysis of on-chip inductance effects using a novel performance optimization methodology for distributed RLC interconnects," in *Proc. DAC*, June 2001, pp. 798–803.
- [33] C. R. Paul, Analysis of Multi-Conductor Transmission Lines. New York: Wiley, 1994.
- [34] W. J. Dally and J. W. Poulton, *Digital Systems Engineering*. New York: CUP, 1998, pp. 272–274.
- [35] H. Kawaguchi and T. Sakurai, "Delay and noise formulas for capacitively coupled distributed RC lines," in *Proc. Asian and South Pacific Design Automation Conf.*, June 1998, pp. 35–43.
- [36] A. B. Kahng, S. Muddu, and E. Sarto, "On switch factor based analysis of coupled RC interconnects," in *Proc. DAC*, June 2000, pp. 79–84.
- [37] W. Chen, S. K. Gupta, and M. A. Breuer, "Analytic delay models for cross-talk delay and pulse analysis under nonideal inputs," in *Proc. Int. Test Conf.*, 1997, pp. 809–818.
- [38] A. B. Kahng, S. Muddu, and D. Vidhani, "Noise and delay uncertainty studies for coupled RC interconnects," in *Proc. ASIC/SOC*, 1999, pp. 3–8.
- [39] H. B. Bakoglu and J. D. Meindl, "Optimal interconnection circuits for VLSI," *IEEE Trans. Electron Devices*, vol. ED-32, pp. 903–909, May 1985.
- [40] C. Y. Wu and M. Shiau, "Accurate speed improvement techniques for RC line and tree interconnections in CMOS VLSI," in *Proc. ISCAS*, 1990, pp. 2.1648–2.1651.
- [41] V. Adler and E. B. Friedman, "Repeater design to reduce delay and power in resistive interconnect," *IEEE Trans. Circuits Syst. II*, vol. 45, pp. 607–616, May 1998.
- [42] S. Dar and M. A. Franklin, "Optimum buffer circuits for driving long uniform lines," *IEEE J. Solid State Circuits*, vol. 26, pp. 32–40, Jan. 1991
- [43] C. J. Alpert, A. Devgan, and S. T. Quay, "Buffer insertion for noise and delay optimization," *IEEE Trans. Computer-Aided Design*, vol. 18, pp. 1633–1645, Nov. 1999.
- [44] N. Menezes and C. P. Chen, "Spec-based repeater insertion and wire sizing for on-chip interconnect," in *Proc. Very Large Scale Integration* (VLSI) Design, 1999, pp. 476–482.
- [45] S. Sirichotiyakul, D. Blaauw, C. Oh, R. Levy, V. Zolotov, and J. Zuo, "Driver modeling and alignment for worst-case delay noise," in *Proc. DAC*, 2001, pp. 720–725.
- [46] J. A. Davis and J. D. Meindl, "Generic models for interconnect delay across arbitrary wire-tree networks," in *Proc. Interconnect Technol.* Conf., 2000, pp. 129–131.
- [47] M. A. Horowitz, "Timing models for MOS circuits," Ph.D. dissertation, Stanford Electronics Laboratories, Stanford Univ., Palo Alto, CA, Jan. 1984
- [48] P. D. Gross, R. Arunachalam, K. Rajagopal, and L. T. Pillegi, "Determination of worst-case aggressor alignment for delay calculation," in *Proc. ICCAD*, Nov. 1998, pp. 212–219.
- [49] A. Deutsch, P. W. Coteus, G. V. Kopcsay, H. H. Smith, C. W. Surovic, B. L. Krauter, D. C. Edelstein, and P. J. Restle, "On-chip wiring design challenges for gigahertz operation," *IEEE Special Issue on Interconnec*tions, vol. 89, pp. 529–555, Apr. 2001.
- [50] R. Ho, K. W. Mai, and M. A. Horowitz, "The future of wires," *IEEE Special Issue on Interconnections*, vol. 89, pp. 490–504, Apr. 2001.
- [51] W. Karush, "Minima of functions of several variables with inequalities as side conditions," M.S. thesis, Dept. of Math. Univ. Chicago, Chicago, 1939.
- [52] W. W. Kuhn and A. W. Tucker, "Nonlinear programming," in Proc. 2nd Berkeley Symp on Mathematical Statistics and Probability, 1951, pp. 481–492.
- [53] SEMATECH. (1999) International technology semiconductor roadmap. [Online]. Available: http://public.itrs.net/files/1999\_SIA\_Roadmap/ Home.htm.



**Dinesh Pamunuwa** received the Bachelor of Science of engineering degree (Hons.) from the University of Peradeniya, Peradeniya, Sri Lanka, in 1997. He is currently working toward the Ph.D. degree in electronic system design at the Royal Institute of Technology (KTH), Kista, Sweden.

In 2002, he spent time at Cadence Berekley Laboratories, Berkeley, CA. His research interests include modeling and analysis of interconnects for DSM design and of VLSI circuits. He is author or coauthor of several papers in this area. His hobbies include chess,

soccer, cricket, and medieval English poetry.



**Li-Rong Zheng** received the D.Sc. degree in semiconductor physics and devices from the Chinese Academy of Sciences, Beijing, China, and the Tech.D. degree in electronic system design from the Royal Institute of Technology (KTH), Kista, Sweden, in 1996 and 2001, respectively.

He is currently a Senior Researcher and Research Project Leader with the Laboratory of Electronics and Computer Systems at KTH, where he is heading up a new research group in mixed-signal integration and system-on-packaging. His research interest includes

interconnect-centric system-on-chip design, signal and power integrity, mixed-signal system design, and high-performance electronic system packaging.



Hannu Tenhunen received the Diploma Engineer in electrical engineering and computer sciences from Helsinki University of Technology, Helsinki, Finland, in 1982, and the Ph.D. degree in microelectronics from Cornell University, Ithaca, NY, in 1986.

From 1978 to 1982, he was with the Electron Physics Laboratory, Helsinki University of Technology. From 1983 to 1985, he was a Fullbright Scholar at Cornell University. In 1985, he joined Signal Processing Laboratory, Tampere University of Technology, Tampere, Finland, as an Associate

Professor. From 1987 to 1991, he was Coordinator of the National Microelectronics Programme of Finland. Since January 1992, he has been with the Royal Institute of Technology (KTH), Stockholm, Sweden, where he is a Professor of electronic system design. His current research interests are VLSI circuits and systems for wireless and broadband communication, and related design methodologies and prototyping techniques. He has made over 400 presentations and publications on IC technologies and VLSI systems worldwide, and holds over 16 patents pending or granted.