FERMILAB-CONF-07-168-E

The CDF II 3D-Track Level 2 Trigger Upgrade

A. Abulencia§, P. Azzurri‖, W. Brian*, E. Cochran¶, J.R. Dittmann*, S. Donati‖, J. Efron¶,
R. Erbacher†, D. Errede§, I. Fedorko‖, G. Flanagan**, R. Forrest†, M. Frank*, J. Gartner¶,
H. Gerberich§, S. Hewamanage*, S. Holm‡, R. Hughes¶, **A. Ivanov**†, M. Johnson¶,
M. Jones**, T. Junk§, M. Kasten§, B. Kilminster¶, R. Klein‡, N. Krumnack*, K. Lannon¶,
S. Levine§, A. Lister†, J. McKim¶, R. Mokos§, D. Olivito¶, B. Parks¶, K. Pitts§, E. Rogers§,
E.E. Schmidt‡, L. Scott‡, T. Shaw‡, J. Slaunwhite¶, A. Soha†, A. Staveris‖, G. Veramendi§,
J.S. Wilson*, P.J. Wilson‡, B. Winer¶

* Department of Physics, Baylor University,
One Bear Place 97316, Waco, TX 76798-7316
† Department of Physics, University of California,
One Shields Avenue, Davis, CA 95616
‡ Fermi National Accelerator Laboratory,
P.O. Box 500, Batavia, IL 60510-0500
§ Department of Physics, University of Illinois,
1110 West Green, Urbana, IL 61801-3080
¶ Department of Physics, Ohio State University,
191 West Woodruff Ave, Columbus, OH 43210-1117
‖ Istituto Nazionale di Fisica Nucleare
Edificio C - Polo Fibonacci Largo B. Pontecorvo, 3, I-56127 Pisa, Italy
** Department of Physics, Purdue University
525 Northwestern Ave, West Lafayette, IN 47907-2036

Abstract—**The CDF II Level 1 track trigger system reconstructs charged tracks in the plane transverse to the beam direction. The track trigger electronics uses the hit data from the 4 axial layers of the CDF II central outer tracking chamber, and has been recently upgraded to include the complementary information from the 3 stereo layers. Together with the existing system it provides improved fake track rejection at Level 1. In addition, the high resolution segment information is delivered to the Level 2 processors, where software algorithms perform three-dimensional stereo track reconstruction. The 3D-tracks are further extrapolated to the electromagnetic calorimeter towers and muon chambers to generate trigger electron and muon candidates. The invariant mass of track pairs and track isolations are also calculated and used in the Level 2 trigger decision. We describe the hardware and software for the Level 2 part of the track trigger upgrade as well as the performance of the new track trigger algorithms.**

I. Introduction

Since 2001 the CDF II detector is collecting data used to carry out a rich physics program at the Fermilab Tevatron $p\bar{p}$ collider. The quality and purity of the data heavily relies on the high performance and efficiency of the CDF II trigger system. The heart of the trigger for physics is the eXtremely Fast Tracker (XFT) [1], a trigger track system used to identify charged tracks. Tracks are identified based on the data from axial sense wires in the central tracking chamber [2] in time for the Level 1 trigger decision, and are extrapolated to the calorimeter and muon chambers to form electron and muon trigger candidates.

The steady increase of the Tevatron instantaneous luminosity results in higher detector occupancy from multiple proton-antiproton interactions. For the track trigger, this produces overlapping patterns of hits identified as high momentum tracks and leads to the rapid growth in trigger rates. The control of trigger rates by raising thresholds or prescaling triggers results in significant loss in acceptance of important physics signatures with a negative impact on the CDF II physics program that demanded an upgrade of the original system. Without the upgrade the physics potential of CDF II would be significantly compromised.

The Level 1 track trigger upgrade makes use of complementary information from stereo wires in the tracking chamber and improves the fake track rejection. The track segments from the stereo layers of the tracker is also delivered to the Level 2 trigger processors, where more available time allows 3D-track reconstruction that improves the track trigger purity even further. Here we provide a brief overview of the XFT system and the Level 1 track trigger upgrade [1] and describe the Level 2 part of the upgrade.

II. Axial XFT System and Level 1 Stereo Upgrade

The CDF II tracking chamber has sense wires arranged in 8 super-layers alternating between axial and $\pm 2^0$ stereo. Twelve sense wires are grouped into drift cells. The innermost super-layer contains 168 stereo cells, while the outermost one has

---

[1]More detail description can be found in [3] and references there in.

Fig. 1. The eXtremely Fast Tracker (XFT) upgraded system configuration.

480 axial drift cells. Eight adjacent cells are read out by TDC modules that digitize the arrival time of analog hit signals induced on each wire.

The XFT track processing consists of three stages: hit classification on each sense wire, track segment finding based on predefined characteristic patterns of groups of hits from real tracks, and linking segments between super-layers to identify tracks.

Figure 1 shows the configuration of the axial system along with the new components used in the upgrade.

It was foreseen that the Tevatron would operate with 108 bunches of protons and anti-protons. Therefore each axial sense wire provides two bits of drift time information, prompt or delayed hit, every 132 ns. In reality, the Tevatron operates with 36 bunches and a 396 ns bunch crossing interval. The stereo upgrade makes use of it allowing three times more information to be transferred per wire. The new mezzanine card (XTC2) reports hit times on stereo super-layers in 6 bins. The hit data is transferred to Finder modules every 16.5 ns.

The Finder modules identify whether hits from adjacent cells are consistent with predefined patterns corresponding to segments from tracks with $p_T > 1.5$ GeV/c. Each Finder module processes hit data and finds track segments in a slice of $\phi = 30^0$ at one of the super-layers. At Level 1, twelve bits of data referred to as "pixels" are used to identify the azimuthal positions of track segments in the inner two axial super-layers (numerated SL 2 and 4) and six groups of two bits in the outer two axial superlayers (SL 6 and 8) and the outer three stereo superlayers (SL 3, 5 and 7). The two bits at each azimuthal position provide information about

positive or negative curvature of the track. Both bits are on for high-momentum tracks with $p_T > 8$ GeV/c. Higher pixel granularity in the Stereo Finders is also made available to the Level 2 and discussed in the next section.

The axial track segment data is sent to Linker Modules which match groups of pixels in the four axial super-layers to predefined patterns corresponding to valid tracks. The stereo pixel data from the Stereo Finders is sent to Stereo Linker Association Modules (SLAM) via a fiber transmitter mezzanine board. The SLAM modules also receive the list of axial tracks found by the Linker Modules via the crate backplane. The SLAM modules perform the association of stereo pixels with axial tracks by exploiting the correlation between the azimuthal position of an axial track and the distances to the associated pixels found in the stereo super-layers. Because of the $\pm 2^0$ stereo angle on alternating stereo super-layers, stereo pixels are alternatively displaced into the positive and negative direction depending on the polar angle of the track.

In case the match of the axial track to at least one predefined pattern of stereo pixels is found, the track is considered to be stereo confirmed, and this bit of the information along with axial properties of the track (p_T and ϕ_0) is driven to the XTRP system which extrapolates tracks to outer sub-detectors in the plane transverse to the beam direction.

The Level 1 track trigger upgrade improves the fake track rejection factor by a factor of ~ 6 while preserving the real track efficiency to greater than 98%.

III. LEVEL 2 STEREO UPGRADE

The Level 2 stereo upgrade is an extension of the Level 1 track trigger upgrade. It introduces a new data stream to the Level 2 trigger processors and thus significantly enhances capabilities for triggering at CDF II. This data stream consists of the stereo track segments list with higher ϕ-pixel and the track slope granularity than it is available to the Level 1.

The Level 2 system configuration together with the axial and the Level 1 stereo part of the system is shown in Figure 1.

A. Level 2 Stereo Track Segments Finding and Sparsification

The XFT stereo track finding mechanism is based on analyzing combinations of hits. Each combination of 6 time bins for each of the 12 sense wires, not necessarily within the same cell, defines a pattern. For each pattern, a pixel corresponding to a ϕ position of the track crossing a given super-layer and the slope of the track is determined based on the extrapolation of tracks with random curvature, $p_T >$ 1.5 GeV/c, through the tracking chamber geometry described with a drift time model. In general, the number of patterns corresponding to the same pixel and slope location can be large, and certain simplifications in the pattern generation are placed not to exceed the limitations imposed by the FPGA resources.

The Stereo Finder Modules utilize two Altera Stratix 2 EP2S60 [4] FPGA's, and the generated patterns are used as the input for the segment finding firmware. Two Finder FPGA divide the hit data by two, each one processing 18 or 10 cells depending on the superlayer, SL7 and SL3 respectively. The Stereo Finder processing the data from superlayer 5 has an asymmetric design with one FPGA handling 18 and the other one handling 10 cells of the information.

Every 16.5 ns for 18 consecutive clocks the pattern in the Finder FPGA produces 90 bit words per each cell. Each bit of this information corresponds to a L2 stereo pixel with 18 ϕ and 5 slope different positions within a cell. These 90 L2 stereo pixels get 'OR'ed down to 12 pixels with 6 $\phi \times 2$ slope bins and transmitted to the SLAM modules to be used in the Level 1 trigger. The 7.5 times higher granularity L2 stereo pixels upon receipt of the Level 1 Accept are stored into a RAM, and then processed through the VHDL sparsifer state machine.

Six groups of pixels corresponding to Level 1 ϕ positions within a cell define the subcells and form the header section of the Level 2 output data stream. Each clock tick a bit of this information is analyzed and, if the subcell is fired, a 15-bit (3 $\phi \times$ 5 slope) word of data is retrieved from RAM. The sparsified data from two Finder FPGA's is transmitted to operating at a different clock L2-Pulsar FPGA, which reformats the data and transfers it to a 4-channel fiber transmitter mezzanine board, designed according to the Common Mezzanine Card (CMC) [5] standard. The fiber transmitter uses TLK1501 [6] devices to serialize the data into 16-bit words, which are transferred to Pulsar boards every 16 ns.

B. Merging and Transmission of the Stereo Data.

PULSAR (stands for "PULSer And Recorder") [7] is a general purpose 9U VME board, which interfaces different upstream detector subsystems, and was designed primarily as an upgrade path for the new CDF II Level 2 trigger system commissioned in the Summer of 2005. Data from the Stereo Finder modules are received by the 4-input optical receiver mezzanine boards developed to carry data in the XFT data format. These are the same boards used on the Stereo Finders to receive data from the TDCs.

The Pulsar board utilizes three FPGAs (Altera APEX 20K400BC-652-1XV [8]): two DataIO FPGAs and one Control FPGA. Both Data IOs FPGAs provide interfaces to two mezzanine cards each. For the XFT stereo upgrade application, the Pulsar board performs the merging of the segment list data from 12 Stereo Finders and re-formats it into an S-LINK 32-bit word standard packet [9].

The S-LINK data format allows communication between the Pulsar board and S-LlNK-to-PCI interface Four Input Links for Atlas Readout (FILAR) card [10]. The FILAR is a high bandwidth S-LlNK-to-PCI interface card developed in CERN and designed to have low PCI bus utilization with minimal host processor control. Each FILAR card performs an autonomous data reception from four S-LINK channels delivering data from various detector subsystems to the Level 2 decision node PC memory. The Level 2 decision node is a commodity dual-processor PC with an AMD Opteron 2.4 GHz CPU that unpacks received data packets from various detector components and runs the trigger algorithms. The decision packet is further sent out via the S32PCI64 PCI interface card, a transmitter analog of the FILAR with one channel, to another Pulsar board that communicates the decision to the Trigger Supervisor.

In contrary to the data received from other detector subsystems that consist of already processed information, such as a list of axial tracks [2], the XFT stereo segments data is "raw", and preceding the trigger algorithms it needs to be processed by the decision node CPU. The XFT stereo segments data volume is therefore larger than any other data packet from other detector components. It ranges from 1.5 to 3 kB per event, which accounts for more than $\sim 50\%$ of the total data volume transmitted to the decision PC. Such an increase in the data volume transferred through the PCI bus practically has no effect on the Level 2 trigger latency, which is about 20 μs, because it is dominated by the arrival time of the slowest data packets, while the XFT stereo information is delivered to the Level 2 PC within 7 to 10 μs (depending on the occupancy) after Level 1 Accept.

C. Stereo Track Reconstruction

Because of the high volume of the XFT stereo data packet and the highly sparsified format, it is inefficient to unpack it fully, and therefore the unpacking is performed on demand

---

[2]With an exception of the data from the calorimeter (L2 CAL) upgrade currently being under commissioning. [11]

only for regions of interest, i.e. near the position of a traversing axial, stereo-confirmed by Level 1, track. The stereo track reconstruction algorithm consists of the following steps. First, the axial track is extrapolated to each of the outer three stereo superlayers. Next, at each stereo superlayer the track segments corresponding to ± 3 cells centered near the extrapolated ϕ position of the track are unpacked. Due to alternating $\pm 2^0$ stereo angle, pixels corresponding to the real track are alternatively displaced, as it is shown in Figure 2. The correlation between displacements at various superlayers is exploited in the Level 1 trigger, while at the Level 2 higher pixel granularity also allows the determination of the stereo properties of the track that can be expressed in terms of z_0 and cot θ.

The stereo track reconstruction performance deteriorates as the number of fake segments increases with the instantaneous luminosity. There are a total of 1620 bits of information [3] to be analyzed. At the next stage, the slopes of the extrapolated track for each super-layer are obtained, and the pixels with slopes inconsistent to the ones of the track are ignored, and then pixels corresponding to the same ϕ position are 'OR'ed between slopes. This operation decreases the amount of bit information by a factor of 5 by filtering a large number of fake segments.

Next, the fired pixels across different stereo layers are combined into triplets. To decrease the combinatorics in case of the two or three adjacent pixels fired, the mean of the cluster of pixels is used in the triplet. Only aligned triplets are considered that extrapolate to the luminous region of the detector ($|z_0| < 60$ cm). Among surviving triplet combinations only the one with the best pixel alignment is selected.

The procedure described above provides measurements of z_0 and cot θ at the Level 2 with resolutions of 11 cm and 0.12 rad respectively (see Figure 3). It is important to note that the resolution distributions are close to gaussian thus assuring the high efficiency of stereo track matching to detector components.

All of the steps of the stereo track reconstruction algorithm are optimized and reduced to a sequence of bit-wise operations. Nevertheless, it is a rather intensive CPU process. Figure 4 shows the time spent to reconstruct a track as a function of instantaneous luminosity. To reduce the effect on the Level 2 latency of the system, stereo tracking is performed on demand, i.e. only if the track passes trigger requirements applied to its axial quantities.

D. Trigger Rate Reduction

The CDF II detector is operated at high instantaneous luminosities with the goal of maximizing the trigger acceptance of high p_T physics processes. At peak luminosity, the primary limitation is the Level 2 bandwidth of 900 Hz.

The Level 1 track trigger upgrade improves the track purity and provides significant trigger rate reduction as evidenced from an example in Figure 5. The stereo tracking at Level 2 takes advantage of more information and provides even further fake rejection as demonstrated in Figure 5.

[3] 6 cells $\times$ 18 ϕ pixels $\times$ 3 superlayers $\times$ 5 slopes

Fig. 2. Displacements of the azimuthal positions of stereo pixels in the outer two stereo super-layers. The pixels from real tracks are aligned, while pixels from fakes uniformly populate the plane. Stereo track properties (z_0 and cot θ) can be computed based on the measured displacements of pixels.


Fig. 3. The z_0 and cot θ resolutions of the Level 2 stereo tracks.

Fig. 4.   CPU time required for stereo track reconstruction.


Fig. 5.   Trigger cross sections for Level 2 inclusive muon trigger with 0.6 $< \eta < 1.0$ associated with a 15 GeV/c XFT track before the track trigger upgrade and with the Level 1 and Level 2 track trigger upgrades respectively.

The Level 1 upgrade was completed in the Fall 2006 and has been used for collecting data since then. The Level 2 part of the upgrade at the moment of writing is at the final stage of commissioning.

IV. CONCLUSIONS

We described here the 3D-track trigger upgrade of the CDF II detector. The upgrade introduces new capabilities of 3D-track reconstruction at Level 2, considerably improves performance and efficiency of the CDF II trigger system, especially at high instantaneous Tevatron luminosities, and enhances the physics potential of the CDF II.

REFERENCES

[1] E.J. Thomson , *et al.*, IEEE Trans. Nucl. Sci. 49, 1063 (2002).
[2] T. Affolder, *et al.*, Nucl. Instrum. Meth. A526: 249 (2004).
[3] M. Jones, these proceedings.
[4] Altera Corporation, "Stratix II Device Handbook", August 2006.
[5] K. Anikeev, *et al.*, IEEE Trans. Nucl. Sci. TNS-00560-2004.
[6] Texas Instruments, "TLK1501: 0.6 to 1.5 GBPS Transceiver," Data sheet, 2004.
[7] K. Anikeev, *et al.*, FERMILAB-PUB-06-400-E, 2006. 6pp.
[8] ALTERA Pub., "APEX 20K Programmable Logic Device Family", Data Sheet v. 5.1, 2004.
[9] E. van der Bij, *et al.* (1997, Sep.) "S-Link, a Data Link Interface Specification for the LHC Era." Presented at 10th IEEE Real Time Conference. http://hsi.web.cern.ch/HSI/s-link
[10] W. Iwanski, *et al.*, (2001, Aug.) "Designing an S-LINK to PCI Interface using an IP core." Presented at 12th IEEE-NPSS Real Time COnference. http://hsi.web.cern.ch/HSI/s-link/devices/filar
[11] G. Flanagan, these proceedings.