

Impurity Gettering
by
S. T. Picraux
Sandia National Laboratories
Albuquerque NM 87185

I. Gettering Requirements and Processes

Transition metal impurities are well known to cause detrimental effects when present in the active regions of Si devices¹⁻³. Their presence degrades minority carrier lifetime, provides recombination-generation centers, increases junction leakage current and reduces gate oxide integrity. Thus, gettering processes are used to reduce the available metal impurities from the active region of microelectronic circuits. In recent years, gettering technology has become an indispensable process tool in the manufacture of VLSI circuits, being particularly important, for example for DRAMs.

Gettering processes are usually divided into intrinsic (or internal) and extrinsic (or external) categories. Intrinsic refers to processing the Si wafer in a way to make available internal gettering sites, (e.g. heat treating to form oxide precipitates), whereas extrinsic implies externally introduced gettering sites (e.g. by introducing damage on the backside of the wafer, by phosphorus diffusion, etc.). Intrinsic gettering technology has been optimized through widespread use and is presently a standard manufacturing process. It involves temperature cycling Czochralski (CZ) Si to create oxide precipitates in the bulk of the wafer along with a defect free, low impurity denuded zone near the surface for the device active area. Epitaxial wafers (e.g. p on p⁺ substrates) are often used to further enhance the process. Intrinsic gettering works by providing nucleation sites at strained

DISCLAIMER

This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, make any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.

DISCLAIMER

Portions of this document may be illegible in electronic image products. Images are produced from the best available original document.

internal interfaces around the internal oxide precipitates which cause the precipitation of the metal impurities (typically as metal silicides). Often, this approach incorporates existing high temperature processing steps to optimize the formation of the denuded zone and the bulk oxide precipitates.

For future device generations integrated circuit processing will necessitate much lower thermal budgets to achieve the required reductions in feature sizes. At the same time the acceptable level of metal impurities will steadily decrease, (see Table 1)⁴. For some next generation circuits metallic impurity limits are expected to be as low as 10^9 atoms/cm³. These combined trends raise special concerns for intrinsic gettering. Not only will the formation of the precipitated oxide and denuded zone be difficult to achieve with the lower thermal budgets, but another inherent limit may set in. In this or any process which relies on the precipitation of metal silicides the impurity concentration can only be reduced as low as the solid solubility limit. However, the solubilities of transition metals relative to silicide formation are typically found to be $\geq 10^{12}$ /cm³ at temperatures of 800° C and above, and thus inadequate to getter to the needed concentration levels. Therefore, new gettering techniques, such as impurity trapping which will extend on down below solubility levels may be needed to meet future requirements.

It is thus anticipated that future microelectronic device processing will require one or more of the following advances in gettering technology: 1) new and more effective gettering mechanisms; 2) quantitative models of gettering to allow process optimization at low process thermal budgets and metal impurity concentrations, and/or 3) the

development of front side gettering methods to allow for more efficient gettering close to device regions. These trend-driven needs provide a driving force for qualitatively new approaches to gettering and provide possible new opportunities for the use of ion implantation in microelectronics processing.

II. Ion Implantation as Gettering Process

Ion implantation damage was shown to getter metal impurities more than two decades ago and various groups have explored implantation as a gettering technique. However, since implantation has not been the standard process, such studies have not been extensive. Further, the entire area of gettering has not received much attention in terms of quantitative, predictive modeling.

With the above recent trends, ion implantation offers several inherent advantages and as a result there has been considerable interest in reexamining this approach as a process tool for gettering. For example, ion implantation is a standard process tool for doping and is inherently compatible with front side (proximity) methods for introducing gettering sites. Further, the advent of high energy implantation provides the possibility of introducing damage or impurity species into the silicon below the active device region. Also, it can readily be used in conjunction with lateral patterning for the selective introduction of gettering regions.

Recently, there have been several new gettering approaches based on ion implantation which have been explored and appear promising. These approaches include the deeper introduction of extended defects (such as dislocation loops),^{5,6} the introduction of three dimensional cavity defects with new gettering characteristics,⁷ and the

introduction of impurities (such as carbon) with stronger gettering behavior.⁸ We now discuss the status and future prospects for these three areas of implantation gettering.

III. Implantation Damage

The gettering of metal impurities at ion implantation produced damage in silicon was first demonstrated in the early 1970's.^{9,10} Impurities such as Fe, Co, Ni, Cu, and Au were shown to be gettered after implanting a variety of ion species.

More recently, channeled and high energy Si self implantation has been examined in more detail as a gettering mechanism. End-of-range dislocation loops and other defects provide gettering sites. For example, Si implant formed buried amorphous layers regrow to leave a layer of defects where the two internal crystalline-amorphous interfaces meet upon solid phase epitaxial regrowth.⁵ These defects have been demonstrated to effectively getter Cu from the Si surface region with the process being most efficient at 600° C. Other studies have focused on proximity gettering of Fe and have demonstrated through reduced junction leakage currents the electrical benefits of high energy Si self implantation for gettering heavy metals.⁶ In general it is found to be more difficult to getter Fe than Cu impurities. Also, the use of boron implantation, as is standardly employed for high energy well implants, is not found to provide effective gettering, presumably due to the lesser defect introduction.¹¹ An inherent advantage of purely intrinsic damage gettering due to Si implantation is the lack of the introduction of any other impurity or dopant species. However, it is not yet known whether sufficiently effective gettering can be achieved in this manner for future generation circuits. Also, the gettering mechanisms need to be further clarified.

IV. Implantation-Formed Nanocavities

A recently developed new approach to gettering is the formation of a layer of microscopic cavities within the silicon.⁷ These nanocavities are formed by high fluence He implantation, which upon annealing to 700° C or higher result in He outgasing from the silicon, leaving behind the microscopic cavities (see Fig. 1).. These cavities are highly stable, persisting to processing temperatures as high as 1200° C. The internal free Si surfaces of these cavities are found to provide strong traps for transition metal impurities and offer the possibility of a new gettering mechanism. The process is found to be one of chemisorption onto the internal cavity surface. It provides a distinct approach from the metal silicide precipitation of intrinsic gettering and offers the possibility of gettering impurities to much lower concentrations since it is based on a trapping, rather than second phase formation, mechanism. Gettering by helium implantation induced nanocavities has been shown for Cu, Ni, Co, Fe, and Au, and this process has now been demonstrated by a number of groups.^{7,12-17}

The nucleation of stable cavities requires the implantation of a sufficient concentration of He to induce He gas bubbles within the Si.¹⁸ Thus, as a function of He implantation fluence a relatively sharp threshold is observed with the onset of gas bubble formation at which the gettering becomes much more effective as the process changes from defect gettering to nanocavity gettering.¹⁴⁻¹⁵ For example, for 30 keV He implants at room temperature followed by annealing, the onset of cavity formation occurs between 1 and 2×10^{16} He/cm², indicating a threshold He concentration of ≈ 1.6 at.%. As implanted the cavities are typically of a size of only 1 to 2 nm in diameter, whereas after annealing

to 700° C the average nanocavity diameter is 8.5 nm, and after 900° C the cavities become much larger with average diameters of 20 nm. The formation of gas bubbles due to inert gas implantation has been known for some time,¹⁸ but the role of these open volume defects in gettering in silicon was only recently identified.⁷ From TEM observations the ripening of the cavities upon annealing has been inferred to be due to internal migration of the cavities rather than to dissolution of vacancies. Extensive studies of cavity properties have been carried out, including the effects of internal faceting, of their electrical and of their hydrogen trapping properties.

The trapping of Cu at nanocavities has been studied in detail, leading to a quantitative understanding of this gettering process. In Fig. 2 is shown an example of such studies where the Cu has been introduced by implantation into the backside of a Si wafer and He implantation used to form nanocavities in the front side of the wafer. Heat treatment results in Cu silicide formation and subsequent heating leads to the transport of Cu across the wafer and trapping within the nanocavities. The results of trapping vs. time are in good agreement with quantitative modeling where the diffusivity and solubility of Cu in Si is accounted for, as well as the heat of solution of 1.7 eV for Cu relative to Cu₃Si. The saturation level of Cu within the nanocavities is found to agree well with the expected number of bonding sites available at the cavity surface as determined by TEM measured cavity surface area and assuming 7 Si bonds per nm square available on {111} and 1x2 reconstructed {100} Si surfaces.¹⁴ These results provide strong support for the assumption of chemisorption bonding of Cu on the cavity walls. Numerous experiments

for various temperatures and layer combinations have been used to confirm this interpretation.¹³

The process of chemisorption of the metal impurities onto the internal cavity surface has important consequences in terms of the gettering process.¹³ In particular it is distinct from the metal silicide formation process which is the primary mechanism operative in currently used gettering schemes. Trapping due to chemisorption offers a thermodynamic advantage over precipitation in that trapping will persist to arbitrarily at low concentrations and maintain a constant of proportionality between the amount of impurity remaining in the solution and the fractional occupation of the trapped sites. For precipitates in near local equilibrium between the precipitated phase and the impurity in solid solution, one may express the concentration in solid solution as

$$C_{sp} = C_0 \exp(-Q_p/kT) , \quad (1)$$

where C_{sp} is the solution concentration expressed as an atomic fraction, C_0 is a temperature independent factor and Q_p is a binding energy relative to the solution. In contrast for trapping the concentration of trapped species is described as

$$C_{st} = [\theta/(1-\theta)] \exp(-Q_t/kT) , \quad (2)$$

where θ is the average fractional occupancy of the traps and Q_t is the trapped energy. Here it is assumed that the cavity binding sites are not influenced by occupation of neighboring sites and that C_{sp} is the solubility for the silicide phase independent of the number of precipitated atoms. Note that the concentration at traps C_{st} is proportional to θ for occupations where $\theta \ll 1$ and thus, the solution concentration can be reduced far below the impurity solid solubility provided the trap energy is sufficiently large relative

to kT and the trap sites are not all filled. Based on this mechanism an example is shown in Fig. 3 demonstrating for the case of Cu the predicted many orders of magnitude further reduction in gettering available by the nanocavity mechanism relative to conventional silicide precipitation gettering at low temperatures.

Systematic studies have been carried out for Cu, Ni, Co, Fe, and Au for nanocavity trapping and saturation concentrations.¹²⁻¹⁴ Gold is found to be trapped up to approximately one monolayer of internal cavity surface, similar to Cu. However, Ni is found to saturate available traps at a lower coverage. This result has been understood in terms of external Si surface studies where Ni on the $\{111\}$ Si surface absorbs with a $\sqrt{19}$ ordered structure with one Ni atom per unit cell at high coverages. This result is consistent with the observed cavity surface saturation at about the same fractional coverage. These results along with saturation coverages for Co and Fe are given in Table 2. In the case of Co and Fe considerably lower monolayer coverages of the cavity surfaces were observed for the trapped metal. For Fe the cavity coverage was approximately 0.0062 ML and for Co approximately 0.0026 ML. Studies where the cavity trapping was equilibrated with silicide precipitates allowed the chemisorption energy to be inferred for Co and Fe on the nanocavity surface (accounting for the reduction of $\approx 1/7$ expected for Co surface coverage and $\approx 1/2$ for Fe. In the case of Co and Fe the silicide binding is stronger than that for chemisorption, corresponding to a chemisorption to silicide energy ratio of ≈ 0.6 in both cases. Thus, the traps would be expected to be only partially occupied. In general, the heat of solution for silicides increases upon moving across the 3d transition element row from Cu/Ni to Co/Fe. Even

under these conditions however, there is still a sizable binding energy ($\sim 1.5\text{eV}$) and thus substantial fractions of metal impurities such as Fe can be gettered relative to levels which would be expected to be present for silicon wafers under integrated circuit processing conditions. Therefore, the results obtained so far suggest that this new gettering mechanism may provide substantially more effective trapping than available by conventional approaches, as well as extending down to much lower levels than previously available.

Several other relevant features have been established for nanocavities which would be important considerations in an actual processing application. First, these internal surfaces strongly bind hydrogen, and in fact the surface silicon-hydrogen bond energy (2.6eV) has been established through cavity experiments.¹³ This strength is sufficiently large as to displace the bonding of eg, Cu at cavity walls in the presence of hydrogen, and the process is reversible (i.e., if the H is removed the Cu can be retrapped at nanocavity surface). It also has been shown in CZ Si wafers that for the higher O content of this material O can be trapped by cavities, although a substantial number of sites remained available for metal impurity trapping.¹⁴ Finally it should be noted that the electrical properties of cavity surfaces in Si have been investigated and their deep levels established (they can charge either positively or negatively by trapping electrons or holes).¹³ Thus, electric fields within a Debye screening distance of nanocavities may be present depending on the particular conditions experienced and need to be taken into account in the case of short distance proximity gettering.

V. Implanted Impurities

Carbon implantation into Si has been recently shown to be a particularly effective impurity species for Au, Fe, and Cu gettering.^{8,17,19} Typical implantation doses in the range of 10^{15} to $10^{16}/\text{cm}^2$ have been used in these studies. However, surprisingly low fluences of 10^{12} C/cm² have been reported to be effective for Fe gettering as measured by PN junction leakage currents for high energy (1.3 MeV) carbon implants.¹⁹ Also, it has been shown that the C implantation is much more effective than oxygen and that given sufficient He doses to form nanocavities, these latter traps are significantly more effective than the C or O for gettering.¹⁷ The C was inferred not to be simply enhancing the nucleation of oxide precipitates for its effect.

Carbon is also known to have a number of interesting effects on implantation damage, including promoting the reduction of end-of-range defects. The influence of carbon on gettering is thus of considerable interest, although the microscopic nature of the gettering process is not understood at this time. The major potential advantage of impurity gettering by species like C is the ability to achieve gettering at lower fluences than may be required for nanocavities. However, the carbon induced gettering centers must have sufficient stability if they are to be used in semiconductor processing. This knowledge, as well as a quantitative understanding of the process to establish the potential of this approach, still remains to be established.

VI. Perspective on Implantation Gettering

Ion implantation offers the possibility of several new methods to deal with the increasingly stringent requirements on metal impurity control in semiconductor

processing. Although, even the addition of only one more implantation step to a process would not be taken lightly, the need for reduced thermal budgets in combination with the further reduction in gettering levels beyond what may be achievable by silicide precipitation mechanisms point to possible opportunities for ion implantation approaches. Further potential benefits for implantation are its inherent compatibility with front side/proximity gettering approaches and the fact that it is a long established process for microelectronics manufacturing. An additional secondary advantage of ion implantation and related ion beam analysis techniques, is that they offer the possibility of developing a more quantitative description of gettering processes, whether for implant gettering or other approaches.

A potential qualitative change in future generation microelectronics fabrication is the possible introduction of silicon on insulator (SOI) material for microelectronic circuits. If SOI material becomes the standard, processes to getter impurities within the top Si layer may become important and implantation into laterally confined regions for proximity gettering could be readily adaptable to this case.

For implantation gettering to become a viable process considerable advances are required in the understanding and quantitative characterization of the gettering processes. At present the nanocavity gettering has received the most detailed quantitative characterization and this approach appears to provide the strongest mechanism for implantation gettering. However, much remains to be learned to establish this or any of the implantation approaches as a gettering technology for semiconductor processing.

This work was supported by the United States Department of Energy under Contract DE-AC4-94AL85000.

Table I. Metal impurity limits as a function of device generation (from the SIA roadmap).⁴

Year	1995	1998	2001	2004	2007
Feature size (μm)	0.35	0.25	0.18	0.13	0.10
Wafer diameter (mm)	200	200	300	300	400
Metal impurity limit (at/cm^2)	5×10^{10}	2.5×10^{10}	1×10^{10}	5×10^9	2.5×10^9

Table II. Summary of nanocavity gettering measurements for various impurity metals in Si. Results given are the amount of trapped solute expressed in monolayers of available cavity surface, the cavity surface chemisorption energy for the impurity expressed relative to solution in the Si lattice and the ratio of this energy to the heat of solution for the corresponding silicide formation.

<u>Metal</u>	<u>Trapped (ML)</u>	<u>Chemisorption Energy</u>	<u>Chemisorption Energy/Silicide Energy</u>
Cu	$\cong 1$	2.2eV	1.4
Au	$\cong 1$	>2.0	>0.8
Ni	0.06	>1.5	>0.9
Co	0.003	1.7	0.6
Fe	0.006	1.6	0.6


References

1. G. A. Rozgonyi, S. Kovesnikov and A. Agarwal, in Semiconductor Silicon 1994, Vol. 94-10, H. R. Huff, W. Bergholz and K. Sumino, Eds. (The Electrochemical Society, Pennington, N.J., 1994) p.868; and other articles in this volume.
2. E. R. Weber and D. Gilles, in Semiconductor Silicon 1990, Vol. 90-7, H. R. Huff, K. G. Barraclough and J. Chikawa, Eds. (The Electrochemical Society, Pennington, NJ, 1990) p. 585.
3. W. Schroter, M. Seibt and D. Gilles, in Materials Science and Technology, Vol. 4, R. W. Cahn, P. Haasen and E. J. Kramer, Eds. (VCH, New York, 1991) p.539.
4. The National Technology Roadmap for Semiconductors (Semiconductor Industry Association, San Jose, CA, 1994).
5. J. R. Liefting, R. J. Schreutelkamp, W. Y. Lu and F. W. Saris, *Mat. Res. Soc. Symp. Proc.* 157, 641 (1990).
6. T. Kuroi, Y. Kawasaki, S. Komori, K. Fukumoto, M. Inuishi, K. Tsukamoto, H. Shinyashiki and T. Shringyoh, *Jpn. J. Appl. Phys.* 32, 303 (1993).
7. S. M. Myers, D. M. Bishop, D. M. Follstaedt, H. J. Stein and W. R. Wampler, *Matls. Res. Soc. Symp. Proc.* 283, 549 (1993).
8. H. Wong, N. W. Cheung and P. K. Chu, *Appl. Phys. Lett.* 52, 889 (1988).
9. T. M. Buck, K. A. Pickar, J. M. Poate and C. M. Hsieh, *Appl. Phys. Lett.* 21, 485 (1972).
10. T. E. Seidel, R. L. Meek and A. G. Cullis, *J. Appl. Phys.* 46, 600 (1975).
11. D. D. Jacobson, A. Kamgar, D. J. Eaglesham, E. J. Lloyd, S. J. Hillenium and J. M. Poate, *Nucl. Instrum. Meth.* B96, 416 (1995).
12. S. M. Myers, D.M. Follstaedt, D. M. Bishop and J. W. Medernach, in Semiconductor Silicon 1994, H. R. Huff, W. Bergholz and K. Sumino, Eds. (The Electrochemical Society, Pennington, NJ, 1994) p. 808.
13. S. M. Myers, D. M. Follstaedt, G. A. Petersen, C. H. Seager, H. J. Stein and W. R. Wampler, *Nucl. Instrum and Meth.* (in press).
14. D. M. Follstaedt, S. M. Myers, G. A. Petersen and J. D. Medernach, *AIME Proceedings* (in press).

References, continued

15. V. Raineri, A. Battaglia and E. Rimini, Nucl. Instrum. and Meth. B96, 249 (1995).
16. J. Wong-Leung, J. S. Williams, R. G. Elliman, E. Nygren, D. J. Eaglesham, D. C. Jacobson and J. M. Poate, *ibid*, p.253.
17. M. H. F. Overwijk, J. Politiek, R. C. M. de Kruif and P. C. Zalm, *ibid*, p257.
18. C. C. Griffioen, J. H. Evans, P. C. de Jong and A. Van Veen, Nucl Instrum. Meth. B27, 417 (1987).
19. T. Ando, S. Isomae and M. Tamura, in Defects in Silicon II, Vol 91-9, W. M. Bullis, U. Gosele and F. Shimura, Eds. (The Electrochemical Society, Pennington, N.J., 1991) p. 659.

Cavities in He-Implanted Si





[110] cross-section TEM

1×10^{17} He/cm² at 30 keV

1 hour at 900°C

Fig. 1





Gettering of Cu in Si Wafer (predicted for 600C)




Fig. 3