# The Lane hash function Extended Abstract 

Sebastiaan Indesteege, Elena Andreeva, Christophe De Cannière, Orr

Dunkelman, Emilia Käsper, Svetla Nikova, Bart Preneel, and Elmar
Tischhauser
${ }^{1}$ Department of Electrical Engineering ESAT/SCD-COSIC, Katholieke Universiteit
Leuven. Kasteelpark Arenberg 10, B-3001 Heverlee, Belgium.
sebastiaan.indesteege@esat.kuleuven.be
${ }^{2}$ Interdisciplinary Institute for BroadBand Technology (IBBT), Belgium.


#### Abstract

In this document, we propose the cryptographic hash function LaNe as a candidate for the SHA-3 competition [11] organised by NIST. LANE is an iterated hash function supporting multiple digest sizes. Components of the AES block cipher [3,9] are reused as building blocks. LaNe aims to be secure, easy to understand, elegant and flexible in implementation. We give the specification of LaNE, and the rationale behind the important design choices. For a more extended specification, security analysis and a discussion of the implementation aspects, we refer to the LaNe submission document [6].


Key words: Lane, SHA-3 candidate, hash function.

## 1 Introduction

LaNE is an iterated cryptographic hash function, supporting digest sizes of 224, 256, 384 and 512 bits. These four variants of Lane are referred to as Lane224, Lane-256, Lane-384 and Lane-512, respectively. The Lane hash functions reuse components from the AES block cipher [3,9]. These, and other building blocks are described in Sect. 3 .

Lane supports the use of a salt value, if this is desirable for the application. A well-known example of such an application is password hashing. If a different salt is used for every stored password, it is no longer possible to attack multiple targets in parallel in a dictionary attack or an exhaustive search. Digital signatures are another application where a salt provides a benefit. This is referred to as randomised hashing, after the work of Halevi and Krawczyk [5].

Hashing a message with LaNE is performed in three steps. In the first step, which is described in Sect. 4, the message is padded and split into message blocks of equal length. Also, the initial chaining value $H_{-1}$ is set to the initial value $I V_{n, S}$, which depends on the digest size $n$ and the (optional) salt value $S$.

In the second step, a compression function $f(\cdot, \cdot, \cdot)$ is applied iteratively:

$$
\begin{equation*}
H_{i}=f\left(H_{i-1}, M_{i}, C_{i}\right) . \tag{1}
\end{equation*}
$$

Each compression function call uses a message block $M_{i}$ to update the chaining value $H_{i-1}$ to $H_{i}$. A counter $C_{i}$, which indicates the number of message bits processed so far, including the message bits in the block $M_{i}$ which is currently being processed, is also input into the compression function. The compression function of Lane is described in Sect. 5 .

The third and final step is the output transformation, described in Sect. 66. In this step, the digest is derived from the final chaining value, using the message length $l$ and the (optional) salt value $S$ as additional inputs. It consists of a single compression function call and, depending on the digest length, a truncation of the result.

The iteration mode used in LaNE was designed to be easy to understand and implement. It is based on the well-known Merkle-Damgård construction [4,8]. For this construction, it can be proven that if the compression function is collision resistant, so is the iterated hash function built on it.

## 2 Conventions

Throughout the specification of LaNE, the big-endian convention is used, i.e., the first (or leftmost) bit of a bit string is the most significant bit. Also for sequences of bytes, this convention is used.

As Lane reuses components of the AES block cipher [3,9], it is required to map a sequence of bytes into an $A E S$ state, a $4 \times 4$ array of bytes, and vice versa. This is done in the same way as for the AES, i.e., the sequence of 16 bytes $y_{0}\|\cdots\| y_{15}$ is mapped to the AES state

$$
\left[\begin{array}{llll}
y_{0} & y_{4} & y_{8} & y_{12}  \tag{2}\\
y_{1} & y_{5} & y_{9} & y_{13} \\
y_{2} & y_{6} & y_{10} & y_{14} \\
y_{3} & y_{7} & y_{11} & y_{15}
\end{array}\right]
$$

A Lane state is the state used inside the Lane compression function. In LaNE-224 and Lane-256, a state of 256 bits is used, which corresponds to two AES states. In LANE-384 and LANE-512, the state is 512 bits in size, corresponding to four AES states. A sequence of 32 or 64 bytes can be mapped to two or four AES states, depending on the Lane variant, where the first (leftmost) 16 bytes map into the first (leftmost) AES state, and so on.

## 3 Building blocks

The LaNe hash function reuses several components from the AES block cipher [3,9]. In particular, the SubBytes, ShiftRows and MixColumns transformations are also part of Lane. In Lane, however, they are used several times in parallel, due to the larger state size.


Fig. 1. The SubBytes transformation in Lane-224 and Lane-256.


Fig. 2. The ShiftRows transformation in Lane-224 and Lane-256.

### 3.1 SubBytes

The SubBytes transformation in LANE is identical to the corresponding component of the AES block cipher, except that it operates on a larger state. Figure 1 illustrates this for Lane-224 and Lane-256. The same non-linear substitution (S-box) is applied to each of the state bytes independently. This S-box is the same as the S-box used in the AES block cipher [3,9]. For an exact definition of the S-box, we refer to the Lane specification document $[6]$ or to $[3,9]$.

### 3.2 ShiftRows

The ShiftRows transformation cyclically shifts the bytes of the rows of each of the AES states that comprise the Lane state. The first, i.e., topmost row is not shifted. The second, third and fourth row are cyclically shifted to the left over one, two and three byte positions, respectively. This is identical to the ShiftRows transformation in the AES block cipher, except that it is applied two or four times in parallel, depending on the Lane variant. Figure 2 illustrates ShiftRows for Lane-224 and Lane-256.

### 3.3 MixColumns

The MixColumns transformation operates on the columns of the state. Each column is viewed as a polynomial over $\mathrm{GF}\left(2^{8}\right)$, i.e., a polynomial of degree three with coefficients in $\operatorname{GF}\left(2^{8}\right)$. Then, this polynomial is multiplied modulo $Y^{4}+1$


Fig. 3. The MixColumns transformation in Lane-224 and Lane-256.

```
\(k_{0} \leftarrow 07 \mathrm{fc} 703 \mathrm{~d}_{x}\)
for \(i=1\) to 272 (resp. 768 for LANE-384 and LANE-512) do
    \(k_{i}=k_{i-1} \gg 1\)
    if \(k_{i-1} \wedge 00000001_{x}\) then
        \(k_{i}=k_{i} \oplus \mathrm{~d} 0000001_{x}\)
    end if
end for
```

Fig. 4. Pseudocode for generating the LaNe constants.
with the fixed polynomial $c(Y)=03 Y^{3}+01 Y^{2}+01 Y+02$. Equivalently, this operation can be written as a matrix multiplication

$$
\left[\begin{array}{l}
y_{0}^{\prime}  \tag{3}\\
y_{1}^{\prime} \\
y_{2}^{\prime} \\
y_{3}^{\prime}
\end{array}\right]=\left[\begin{array}{llll}
02_{x} & 03_{x} & 01_{x} & 01_{x} \\
01_{x} & 02_{x} & 03_{x} & 01_{x} \\
01_{x} & 01_{x} & 02_{x} & 03_{x} \\
03_{x} & 01_{x} & 01_{x} & 02_{x}
\end{array}\right] \cdot\left[\begin{array}{l}
y_{0} \\
y_{1} \\
y_{2} \\
y_{3}
\end{array}\right]
$$

Again, this is identical to the MixColumns transformation used in the AES block cipher. Figure 3 illustrates MixColumns for Lane-224 and Lane-256.

### 3.4 AddConstants

The AddConstants transformation adds a 32-bit constant $k_{i}$ to each column of the state. These constants $k_{i}$ are generated using a linear feedback shift register (LFSR), which is described in pseudocode in Figure 4.

Which constants are added to the state depends on the full round number $r$, which is given as a parameter to AddConstants. For Lane-224 and Lane-256, AddConstants is defined as

$$
\begin{align*}
& \operatorname{AddConstants}\left(r, x_{0}\left\|x_{1}\right\| \cdots \| x_{7}\right)= \\
&  \tag{4}\\
& \quad x_{0} \oplus k_{8 r}\left\|x_{1} \oplus k_{8 r+1}\right\| \cdots \| x_{7} \oplus k_{8 r+7} .
\end{align*}
$$

For Lane-384 and Lane-512, AddConstants is similarly defined as

$$
\begin{align*}
& \text { AddConstants }\left(r, x_{0}\left\|x_{1}\right\| \cdots \| x_{15}\right)= \\
& \qquad x_{0} \oplus k_{16 r}\left\|x_{1} \oplus k_{16 r+1}\right\| \cdots \| x_{15} \oplus k_{16 r+15} . \tag{5}
\end{align*}
$$



Fig. 5. The AddConstants transformation in Lane-224 and Lane-256.

Figure 5 shows the AddConstants transformation for Lane-224 and Lane-256.
Note that the constants can either be stored in a lookup table, or generated on-the-fly. The latter avoids the need for large tables of constants in implementations where memory is limited. A linear feedback shift register (LFSR) is a natural choice for generating constants. It is simple, and can be implemented using only very limited resources.

### 3.5 AddCounter

The AddCounter transformation adds part of the counter to the state. The 64-bit counter $C$ is split into two 32 -bit words $c_{0}$ and $c_{1}$, where $c_{0}$ is the most significant and $c_{1}$ the least significant word, i.e., following the big endian convention.

Depending on the round parameter $r$, AddCounter adds one of these words to the fourth column of the first AES state. More formally, for Lane-224 and LANE-256 it is given by

$$
\begin{align*}
& \operatorname{AddCounter}\left(r, x_{0}\left\|x_{1}\right\| \cdots\left\|x_{3}\right\| \cdots \| x_{7}\right)= \\
& \qquad x_{0}\left\|x_{1}\right\| \cdots\left\|x_{3} \oplus c_{r \bmod 2}\right\| \cdots \| x_{7} \tag{6}
\end{align*}
$$

Figure 6 shows the AddCounter transformation for Lane-224 and Lane-256. For Lane-384 and Lane-512, AddCounter is defined by

$$
\begin{align*}
& \operatorname{AddCounter}\left(r, x_{0}\left\|x_{1}\right\| \cdots\left\|x_{3}\right\| \cdots \| x_{15}\right)= \\
& \qquad x_{0}\left\|x_{1}\right\| \cdots\left\|x_{3} \oplus c_{r \bmod 2}\right\| \cdots \| x_{15} . \tag{7}
\end{align*}
$$

### 3.6 SwapColumns

The SwapColumns transformation takes a LANE state, and reorders the columns. It ensures that the AES states that comprise the Lane state are mixed among themselves. For Lane-224 and Lane-256 it is given by

$$
\begin{equation*}
\operatorname{SwapColumns}\left(x_{0}\left\|x_{1}\right\| \cdots \| x_{7}\right)=x_{0}\left\|x_{1}\right\| x_{4}\left\|x_{5}\right\| x_{2}\left\|x_{3}\right\| x_{6} \| x_{7} . \tag{8}
\end{equation*}
$$

Figure 7 shows the SwapColumns transformation for Lane-224 and Lane-256. It can be viewed as a matrix transposition of a $2 \times 2$ matrix, where the elements are


Fig. 6. The AddCounter transformation in Lane-224 and Lane-256.


Fig. 7. The SwapColumns transformation in Lane-224 and Lane-256.
formed by pairs of state columns. For Lane-384 and Lane-512, SwapColumns is defined by

$$
\begin{align*}
& \text { SwapColumns }\left(x_{0}\left\|x_{1}\right\| \cdots \| x_{15}\right)= \\
& x_{0}\left\|x_{4}\right\| x_{8}\left\|x_{12}\right\| x_{1}\left\|x_{5}\right\| x_{9}\left\|x_{13}\right\| x_{2}\left\|x_{6}\right\| x_{10}\left\|x_{14}\right\| x_{3}\left\|x_{7}\right\| x_{11} \| x_{15} \tag{9}
\end{align*}
$$

Figure 8 shows the SwapColumns transformation for Lane-384 and Lane-512. Similar to Lane-256 and Lane-224, SwapColumns can be seen as a matrix transposition, now of a $4 \times 4$ matrix, where the elements are the columns of the state.

## 4 Preprocessing

Before hashing a message using Lane, two preprocessing steps are carried out: message padding, and setting the initial chaining value.

### 4.1 Message padding

Lane processes a message in blocks of a fixed size, the blocksize. For Lane224 and Lane-256, the blocksize is 512 bits, and for Lane-384 and Lane-512, the blocksize is 1024 bits. To support any message length up to $2^{64}-1$ bits (included), zero bits are appended to the message until its length is an integer multiple of the blocksize. This ensures that the padded message can be split into an integer number of blocks of $b$ bits. Note that, if the message length $l$ already is an integer multiple of the blocksize $b$, no padding bits are added.


Fig. 8. The SwapColumns transformation in Lane-384 and Lane-512.
Table 1. Parameters of the LaNE hash functions.

|  | LaNE- 224 | LaNE- 256 | LANE- 384 | LANE- 512 |
| :---: | :---: | :---: | :---: | :---: |
| Digest length $n$ | 224 bits | 256 bits | 384 bits | 512 bits |
| Blocksize $b$ | 512 bits | 512 bits | 1024 bits | 1024 bits |
| Size of chaining value | 256 bits | 256 bits | 512 bits | 512 bits |
| Salt length $\|S\|$ | 256 bits | 256 bits | 512 bits | 512 bits |

This message padding rule is simpler than the one used in plain MerkleDamgård, as used in the SHA family of hash functions [10]. As Lane uses an extra compression function call as an output transformation, see Sect. 6, it is natural to include the message length, i.e., the Merkle-Damgård strengthening, in this extra block.

### 4.2 Setting the initial chaining value

Every digest size supported by Lane uses a different initial value $I V_{n, S}$, which also depends on the (optional) salt. These are defined using the Lane compression function $f(H, M, C)$ itself, which will be defined in detail in Sect. 5 .

Let $n$ be the digest size in bits, i.e., $n$ is $224,256,384$ or 512 . Let $S$ be the salt value, or zero if no salt is used. The initial value $I V_{n, S}$ is then given by

$$
\begin{equation*}
I V_{n}=f\left(0, \phi\left\|\operatorname{bin}_{32}(n)\right\| 0^{\star} \| S, 0\right) \tag{10}
\end{equation*}
$$

Here, $\operatorname{bin}_{32}(n)$ is the digest length $n$ in bits, represented as a 32 -bit big-endian integer. The flag byte $\phi$ indicates whether or not a salt value is used; see Table 2. Note that, if no salt is used, the inital values can be precomputed for each digest size. Note that generalisations of LaNE to other digest lengths can be defined in a similar way, if desired.

The purpose of the flag byte $\phi$ is to provide domain separation. More specifically, the only compression function calls in LaNe that use a zero counter $C$ occur in the derivation of the initial chaining value and in the output transformation. Hence, it is impossible to simulate these calls using a normal message block. In order to provide a similar separation for the four cases that do have

Table 2. The flag byte $\phi$.

|  | No salt used | Salt used |
| :---: | :---: | :---: |
| Output transformation | $00_{x}$ | $01_{x}$ |
| Derivation of $I V_{n, S}$ | $02_{x}$ | $03_{x}$ |



Fig. 9. The Lane compression function.
a zero counter $C$, i.e., initial value derivation with or without salt, and output transformation with or without salt, the flag byte $\phi$ is used.

## 5 The LaNe compression function

This section describes the LaNe compression function $f\left(H_{i-1}, M_{i}, C_{i}\right)$. This function takes the following three inputs:

- The input chaining value $H_{i-1}$ is equal to the output of the previous compression function call, or, for the first compression function call, the initial value $I V_{n, S}$.
- The message block $M_{i}$ holds part of the padded message. Each message block is of a fixed size, the blocksize, which is indicated in Table 1.
- The counter $C_{i}$ holds the number of message bits hashed so far, including the message bits in the current message block $M_{i}$. The counter $C_{i}$ is represented as a 64 -bit unsigned integer in big-endian notation.

The idea of including a bit counter in every compression function call is borrowed from the 'HAsh Iterative FrAmework' (HAIFA) of Biham and Dunkelman [1]. This stops several attacks on the iteration, e.g., the long message second preimage attack by Kelsey and Schneier [7], at only a very modest cost.

The structure of the Lane compression function is shown in Figure 9. It consists of a message expansion, eight permutation lanes, arranged in two layers, and three XOR combiners. Section 5.1 describes the message expansion. The permutation lanes are discussed in Sect. 5.2. The Lane compression function was designed to be simple to understand and easy to analyse.

The use of permutations ensures that internal collisions can only occur in certain places, i.e., at the XOR combiners. Establishing such an internal collision is equivalent to satisfying a linear condition on the outputs of several permutations. Similarly, the message expansion imposes linear relations on the inputs of the permutations. The rationale is that, while such conditions are very simple, it is hard to maintain or even track them through the rounds of the permutations.

A similar rationale applies to the problem of finding (second) preimages for the compression function. Straightforward inversion attempts fail, as one has to ensure that the linear conditions imposed by the message expansion hold. This is again considered to be very difficult.

As described in detail in [6], having only a single layer of permutations would allow for a class of distinguishers for the compression function, based on limiting the permutation inputs to a small set. The second layer of permutations not only prevents that, but also has a beneficial effect on the resistance to differential cryptanalysis. Indeed, in a collision differential, either the entire second layer must be activated, or an internal collision must be reached simultaneously on both of the XOR combiners after the first layer, i.e., on a value twice the size of the chaining value.

The ample parallelism provided by the LaNE compression function allows for flexibility in implementation. In software implementations, LANE offers many opportunities for instruction level parallelism (ILP), which can be used by modern pipelined and superscalar CPU's. Also, as the same operations are carried out on many independent data values in parallel, it is possible to use vector instructions, i.e., Single Instruction Multiple Data (SIMD) instructions. On the other end of the spectrum, it is equally possible to implement LANE in a completely serial way. In such implementations, the memory requirements are kept minimal. Hardware designers implementing LaNE are offered an area-speed tradeoff, making Lane suitable for both resource-constrained and very high-speed applications.

### 5.1 The message expansion

The message expansion of LANE takes the message block $M_{i}$ and the input chaining value $H_{i-1}$, and expands them into six expanded message blocks, $W_{0}, \ldots, W_{5}$.

In Lane-224 and Lane-256, the six expanded message words, $W_{0}, \ldots, W_{5}$, are all 256 bits long. They are computed as follows. Split the 512-bit message block $M_{i}$ into four 128 -bit parts $m_{0}, \ldots, m_{3}$, and split the 256 -bit input chaining value $H_{i-1}$ into two 128 -bit parts, $h_{0}$ and $h_{1}$ :

$$
\begin{align*}
m_{0}\left\|m_{1}\right\| m_{2} \| m_{3} & \leftarrow M_{i}  \tag{11}\\
h_{0} \| h_{1} & \leftarrow H_{i-1}
\end{align*} .
$$

Then, compute the six expanded message words, $W_{0}, \ldots, W_{5}$ as

$$
\begin{array}{ll}
W_{0}=h_{0} \oplus m_{0} \oplus m_{1} \oplus m_{2} \oplus m_{3} & \| h_{1} \oplus m_{0} \oplus m_{2} \\
W_{1}=h_{0} \oplus h_{1} \oplus m_{0} \oplus m_{2} \oplus m_{3} & \| h_{0} \oplus m_{1} \oplus m_{2} \\
W_{2}=h_{0} \oplus h_{1} \oplus m_{0} \oplus m_{1} \oplus m_{2} & \| h_{0} \oplus m_{0} \oplus m_{3} \\
W_{3}=h_{0} & \| h_{1}  \tag{12}\\
W_{4}=m_{0} & \| m_{1} \\
W_{5}=m_{2} & \| m_{3}
\end{array}
$$

The message expansion in Lane-384 and Lane-512 is completely analogous. The only difference is that all sizes are doubled.

Even more so than other components of LANE, the message expansion was chosen to be very simple and light. Its main purpose is to introduce dependencies between the inputs of the various permutation lanes, such that they cannot be chosen independently. It also precludes straightforward inversion attempts, as it is conjectured that, however simple the linear conditions imposed by the message expansion, it is not feasible to satisfy them when only having direct control over the permutation outputs.

The message expansion is based on a $(6,3,4)$ linear code over GF(4). The minimum distance property of this code ensures that, in a differential attack, at least four out of the six lanes in the first layer will be active, i.e., have a difference at the input as well as output.

Provable resistance is offered against meet-in-the-middle preimage attacks on the compression function. Indeed, it is not possible to construct two independent sets of permutation lanes to use in such an attack. This follows from the minimum distance property of the linear code on which the message expansion is based.

Each output of the message expansion can be computed independently of the others, and read-only access to the current message block suffices. This implies that the message buffer can be shared with another application, eliminating the need for extra memory and costly data copying.

Finally, note that the inputs of the permutation lanes $P_{4}$ and $P_{5}$ only depend on the message block input, and not on the chaining value. This implies that those lanes can already be computed while the previous chaining value is not yet known, e.g., in parallel with the second layer of the previous compression function call.

### 5.2 The permutations

The LaNe compression function contains eight permutations, arranged in two layers. Each permutation consists of a number of rounds, where the number of rounds is different for the two layers: the permutations in the first layer have twice as many rounds as those in the second layer. In the rest of the document, we use "lane" as a synonym for a single Lane permutation. Table 3 gives the number of rounds in the permutations for each Lane variant. The rationale behind the choice of the number of permutation rounds is to use as few rounds as possible, for performance reasons, but still enough rounds to offer an adequate security margin. We refer to [6] for a more detailed discussion.

Table 3. Number of rounds in the Lane permutations.

|  | LaNe-224 | LANE-256 | LaNE-384 | LANE-512 |
| :---: | :---: | :---: | :---: | :---: |
| $P_{0}, \ldots, P_{5}$ | 6 | 6 | 8 | 8 |
| $Q_{0}, Q_{1}$ | 3 | 3 | 4 | 4 |


| function $\operatorname{Round}(r, X)$ | function LastRound $(X)$ |
| :--- | :--- |
| 1: $X \leftarrow \operatorname{SubBytes}(X)$ | $1: X \leftarrow \operatorname{SubBytes}(X)$ |
| 2: $X \leftarrow \operatorname{ShiftRows}(X)$ | 2: $X \leftarrow \operatorname{ShiftRows}(X)$ |
| 3: $X \leftarrow \operatorname{MixColumns}(X)$ | 3: $X \leftarrow \operatorname{MixColumns}(X)$ |
| 4: $X \leftarrow \operatorname{AddConstants}(r, X)$ | 4: $X \leftarrow \operatorname{SwapColumns}(X)$ |
| 5: $X \leftarrow \operatorname{AddCounter}(r, X)$ | 5: return $X$ |
| 6: $X \leftarrow \operatorname{SwapColumns}(X)$ |  |
| 7: return $X$ |  |

Fig. 10. Pseudocode for the Lane permutation rounds.

The rounds of the permutations use the building blocks described in Sect. 3. More in detail, a full permutation round consists of the following sequence of transformations: SubBytes, ShiftRows, MixColumns, AddConstants, AddCounter and SwapColumns. The last round of each permutation omits AddConstants and AddCounter. Figure 10 gives a pseudocode description of the LaNE permutation rounds.

Note that a permutation round can be seen as two, for Lane-224 and Lane256, or four, for LANE-384 and LaNE-512, parallel invocations of a round of the AES block cipher [3,9], where the appropriate constants and counter word are used as a round key, followed by SwapColumns.

A round number $r$ is assigned to each of the full rounds across all permutations, to specify the constants and counter to use in each round. The permutations are taken in the order $P_{0}, P_{1}, \ldots, P_{5}, Q_{0}, Q_{1}$ and only the full rounds are counted, i.e., the last round of each permutation is ignored. Table 4 lists the round numbers $r$ in each of the permutations.

A pseudocode description of the permutations used in LaNe-224 and LaNE256 is given in Figure 11, including an exact expression to compute the full round number $r$ for each round. Figure 12 describes the permutations used in Lane-384 and Lane-512.

The permutations used in LANE are built using components of the AES block cipher [3,9]. One motivation for this choice is that these components and their properties are well studied and hence well understood. This allows to build on existing work on the security of these components to analyse LaNE.

Reusing AES components also has several practical benefits. Much effort has already been spent on efficient implementations of the AES on a wide variety of platforms. Since Lane is based on the AES, these techniques can equally be applied to LANE. For example, the new AES-NI instruction set, which was announced by Intel [2] and will be introduced in the next generation of Intel processors as of 2009, can be used to accelerate Lane. Another benefit lies in resource constrained environments, requiring both a hash function and a block

Table 4. The full round number $r$.

|  | LaNe-224 | LaNE-256 | LaNE-384 | LANE-512 |
| :---: | :---: | :---: | :---: | :---: |
| $P_{0}$ | $0-4$ | $0-4$ | $0-6$ | $0-6$ |
| $P_{1}$ | $5-9$ | $5-9$ | $7-13$ | $7-13$ |
| $P_{2}$ | $10-14$ | $10-14$ | $14-20$ | $14-20$ |
| $P_{3}$ | $15-19$ | $15-19$ | $21-27$ | $21-27$ |
| $P_{4}$ | $20-24$ | $20-24$ | $28-34$ | $28-34$ |
| $P_{5}$ | $25-29$ | $25-29$ | $35-41$ | $35-41$ |
| $Q_{0}$ | $30-31$ | $30-31$ | $42-44$ | $42-44$ |
| $Q_{1}$ | $32-33$ | $32-33$ | $45-47$ | $45-47$ |

```
function }\mp@subsup{P}{j}{\prime}(X
function }\mp@subsup{Q}{j}{}(X
    for }i=0\mathrm{ to 4 do
    for i=0 to 1 do
        r:5j+i
        r\leftarrow30+2j+i
        X\leftarrowRound (r,X)
    end for
    end for
5: }X\leftarrow\operatorname{LastRound(X)
5: X\leftarrowLastRound(X)
6: return }
6: return X
```

Fig. 11. Pseudocode for the permutations in Lane-224 and LaNE-256.

```
function }\mp@subsup{P}{j}{}(X
function }\mp@subsup{Q}{j}{}(X
        1: for }i=0\mathrm{ to }6\mathrm{ do
    for i=0 to 2 do
        r\leftarrow7j+i
        X\leftarrow\operatorname{Round}(r,X)
    end for
    X\leftarrow\operatorname{LastRound(X)}
    6: return X
        for }i=0\mathrm{ to 2 do 
        X\leftarrow\operatorname{Round}(r,X)
    end for
    X\leftarrow\operatorname{LastRound(X)}
```

Fig. 12. Pseudocode for the permutations in Lane-384 and LaNe-512.
cipher. Using LANE together with the AES allows large parts of the implementation to be shared, yielding a substantial overall improvement.

For simplicity and ease of (parallel) implementation, all permutations in Lane are built in the same way. Different constants are thus required in each permutation lane, to ensure that any attack based on maintaining symmetry across several permutation rounds is avoided. The first constant, used to initialise the LFSR which generates the other constants, was chosen such that no two constant bytes used in the same position of two different lanes are equal.

The permutations are keyed using the bit counter input to the compression function. This is a natural way of including the bit counter, as it is very simple and lightweight, but achieves the goal of making the whole compression function dependent on this counter.

## 6 The output transformation

The output transformation of LANE takes as input the chaining value after all padded message blocks have been processed, and returns the message digest. It also includes the message length $l$, and the (optional) salt $S$, if one was used.

The transformation consists of two parts. First, a single additional compression function call is done. The counter $C$ is set to zero, and the message input is set to

$$
\begin{equation*}
\phi\left\|\operatorname{bin}_{64}(l)\right\| 0^{\star} \| S . \tag{13}
\end{equation*}
$$

Here, $\operatorname{bin}_{64}(l)$ is the (unpadded) message length $l$ in bits, represented as a 64 -bit big-endian integer. The flag byte $\phi$ indicates whether or not a salt value is used; see Table 2. If a salt value is not used, zero bits are used instead of $S$.

In the second part of the output transformation, a truncation is applied to compute the final message digest. This truncation keeps the $n$ leftmost bits and truncates away the other bits, where $n$ is the digest length. For Lane-256 and Lane-512, no truncation is required. The truncation operation for Lane-224 is given by

$$
\begin{equation*}
\operatorname{Trunc}_{224}\left(x_{0}\left\|x_{1}\right\| \cdots\left\|x_{6}\right\| x_{7}\right)=x_{0}\left\|x_{1}\right\| \cdots \| x_{6} . \tag{14}
\end{equation*}
$$

For Lane-384, the truncation is defined similarly as

$$
\begin{equation*}
\operatorname{Trunc}_{384}\left(x_{0}\left\|x_{1}\right\| \cdots\left\|x_{11}\right\| \cdots \| x_{15}\right)=x_{0}\left\|x_{1}\right\| \cdots \| x_{11} . \tag{15}
\end{equation*}
$$

Note that generalisations of LaNE to other digest lengths can be defined using a similar truncation, if desired.

The output transformation is used to offer an additional layer of protection against (first) preimage attacks. For simplicity, this output transformation is constructed based on the LaNE compression function, with a message block of a fixed structure. It is straightforward to see that this structure imposed on the message block drastically limits the freedom of an adversary seeking a preimage. The output transformation also serves to protect against length-extension attacks, as it is impossible to simulate the effect of the output transformation using a regular message block. Finally, the output transformation also offers additional protection against distinguishing attacks, as any potential bias in the compression function

## Acknowledgements

Elena Andreeva, Sebastiaan Indesteege, Elmar Tischhauser ('Aspirant F.W.O. Vlaanderen') and Christophe De Cannière ('Postdoctoraal Onderzoeker F.W.O. Vlaanderen') are supported by the Fund for Scientific Research Flanders (F.W.O. Vlaanderen). This work was also supported in part by the IAP Programme P6/26 BCRYPT of the Belgian State (Belgian Science Policy), and in part by the European Commission through the IST Programme under Contract IST-2002-507932 ECRYPT.

## References

1. Eli Biham and Orr Dunkelman. A framework for iterative hash functions HAIFA. Presented at the second NIST hash workshop (August 24-25), 2006.
2. Intel Corporation. Advanced encryption standard (AES) instructions set. White paper, July 2008. Available online at http://softwarecommunity.intel.com/ isn/downloads/intelavx/AES-Instructions-Set_WP.pdf.
3. Joan Daemen and Vincent Rijmen. The design of Rijndael: AES - the Advanced Encryption Standard. Springer-Verlag, 2002.
4. Ivan Damgård. A design principle for hash functions. In Gilles Brassard, editor, CRYPTO, volume 435 of Lecture Notes in Computer Science, pages 416-427. Springer, 1989.
5. Shai Halevi and Hugo Krawczyk. Strengthening digital signatures via randomized hashing. In Cynthia Dwork, editor, CRYPTO, volume 4117 of Lecture Notes in Computer Science, pages 41-59. Springer, 2006.
6. Sebastiaan Indesteege, Elena Andreeva, Christophe De Cannière, Orr Dunkelman, Emilia Käsper, Svetla Nikova, Bart Preneel, and Elmar Tischhauser. The Lane hash function. Submission to NIST, 2008. Available online at http://www.cosic. esat.kuleuven.be/lane/.
7. John Kelsey and Bruce Schneier. Second preimages on n-bit hash functions for much less than $2^{\mathrm{n}}$ work. In Ronald Cramer, editor, EUROCRYPT, volume 3494 of Lecture Notes in Computer Science, pages 474-490. Springer, 2005.
8. Ralph C. Merkle. A certified digital signature. In Gilles Brassard, editor, CRYPTO, volume 435 of Lecture Notes in Computer Science, pages 218-238. Springer, 1989.
9. National Institue of Standards and Technology. Specification for the Advanced Encryption Standard (AES). Federal Information Processing Standards Publication 197, 2001. Available online at http://csrc.nist.gov/publications/fips/ fips197/fips-197.pdf.
10. National Institue of Standards and Technology. Secure hash standard. Federal Information Processing Standards Publication 180-2, 2002. Available online at http://csrc.nist.gov/publications/fips/fips180-2/ fips180-2withchangenotice.pdf.
11. National Institute of Standards and Technology. Announcing request for candidate algorithm nominations for a new cryptographic hash algorithm (SHA-3) family. Federal Register, 72(212):62212-62220, November 2007.
