Virtual Inertia for Suppressing Voltage Oscillations and Stability Mechanisms in DC Microgrids

von der

Fakultät für Elektrotechnik und Informationstechnik der
Technischen Universität Dortmund

genehmigte

DISSERTATION

zur Erlangung des akademischen Grades Doktor der Ingenieurwissenschaften

vorgelegt von

Gang Lin, M.Sc. aus ShanDong, P.R. China

Referent: Univ.-Prof. Dr.-Ing. Christian Rehtanz, Technische Universität Dortmund Korreferent: Univ.-Prof. Dr.-Ing. Marco Liserre, Christian-Albrechts-Universität zu Kiel

Tag der mündlichen Prüfung: 08.12.2022

Abstract

Renewable energy sources (RES) are gradually penetrating power systems through power electronic converters (PECs), which greatly change the structure and operation characteristics of traditional power systems. The maturation of PECs has also laid a technical foundation for the development of DC microgrids (DC-MGs). The advantages of DC-MGs over AC systems make them an important access target for RES. Due to the multi-timescale characteristics and fast response of power electronics, the dynamic coupling of PEC control systems and the transient interaction between the PEC and the passive network are inevitable, which threatens the stable operation of DC-MGs. Therefore, this dissertation focuses on the study of stabilization control methods, the low-frequency oscillation (LFO) mechanism analysis of DC-MGs and the state-of-charge (SoC) imbalance problem of multi-parallel energy storage systems (ESS).

Firstly, a virtual inertia and damping control (VIDC) strategy is proposed to enable bidirectional DC converters (BiCs) to damp voltage oscillations by using the energy stored in ESS to emulate inertia without modifications to system hardware. Both the inertia part and the damping part are modeled in the VIDC controller by analogy with DC machines. Simulation results verify that the proposed VIDC can improve the dynamic characteristics and stability in islanded DC-MG. Then, inertia droop control (IDC) strategies are proposed for BiC of ESS based on the comparison between conventional droop control and VIDC. A feedback analytical method is presented to comprehend stability mechanisms from multi-viewpoints and observe the interaction between variables intuitively. A hardware in the loop (HIL) experiment verifies that IDC can simplify the control structure of VIDC in the promise of ensuring similar control performances. Subsequently, a multi-timescale impedance model is established to clarify the control principle of VIDC and the LFO mechanisms of VIDC-controlled DC-MG. Control loops of different timescales are visualized as independent loop virtual impedances (LVIs) to form an impedance circuit. The instability factors are revealed and a dynamic stability enhancement method is proposed to compensate for the negative damping caused by VIDC and CPL. Experimental results have validated the LFO mechanism analysis and stability enhancement method. Finally, an inertia-emulation-based cooperative control strategy for multi-parallel ESS is proposed to address the SoC imbalance and voltage deviation problem in steady-state operation and the voltage stability problem. The contradiction between SoC balancing speed and maintaining system stability is solved by a redefined SoC-based droop resistance function. HIL experiments prove that the proposed control performs better dynamics and static characteristics without modifying the hardware and can balance the SoC in both charge and discharge modes.

Acknowledgements

Sincerely thank the people all over the world for their efforts in the fight against the COVID-19 pandemic.

I would like to express the deepest gratitude to my supervisor, Prof. Dr.-Ing. Christian Rehtanz, the head of the ie3 institute, for the attentive care, invaluable guidance and the research environment provided to me. His great technical and editorial advice on my research work is essential for the completion of this dissertation. It is my great honor to have the opportunity to obtain his guidance.

Finally, I would like to acknowledge the financial support from the Chinese Scholarship Council (No. 201906130196) for providing the opportunity to perform the research in Germany.

Gang Lin

Dortmun, Germany, 16 December, 2022

Nomenclature and Abbreviations

Abbreviations

bi-DC Bidirectional DC

BiC Bidirectional DC converter

CCL Constant current load

CCS Current coordinate system

CPL Constant power load

DC-BVF DC bus voltage fluctuation

DC-MG Direct current microgrid

DFIG Doubly fed induction generator

DG Distributed generations

DLC Dual loop control

DVI Dynamic virtual impedance

ESS Energy storage system

ESU Energy storage unit

EU European Union

EV Electric vehicle

HESS Hybrid energy storage system

HIL Hardware in the loop

H-MG Hybrid AC/DC microgrid

HVDC High voltage direct current

HPF High pass filter

IDC Inertia droop control

IDA-PBC Interconnection and damping assignment-passivity-based control

IEL Inertia emulation loop

IM Impedance model

LFO Low-frequency oscillation

LPF Low pass filter

LVI Loop virtual impedance

MIMO Multi-input multi-output

MMC Modular multilevel converter

MSD Mass-spring-damper

MTDC Multi-terminal DC

ND Negative damping

NF Negative feedback

PBC Passivity-based control

PBSC Passivity-based stability criterion

PCH Port-controlled Hamiltonian

PD Positive damping

PDRL Positive-damping reshaping loop

PEC Power electronic converter

PFB Positive feedback

PV Photovoltaics

RES Renewable energy source

RHP Right half plane

RoCoV Rate of change of voltage

SC Super-capacitor

SG Synchronous generator

SISO Single-input single-output

SM Switch model

SMES Superconducting magnetic energy storage

SoC State-of-charge

SSO Sub-synchronous oscillation

SST Solid-state transformer

SVR Secondary voltage regulation

TVN Transient voltage nadir

VCS Voltage coordinate system

VDCM Virtual DC machine

VIC Virtual inertia control

VIDC Virtual inertia and damping control

VSC Voltage source converter

VSG Virtual synchronous generator

VSM Virtual synchronous machine

Parameters and Variables

 C_{bus} DC bus capacitance

 $C_{\rm f}$ Output capacitance of buck converter

 $C_{\rm in}$ Input capacitance of buck converter

 C_{out} Output filter capacitor of bidirectional DC converter

d Duty ratio

 $i_{\rm m}/i_{\rm s}$ Input current of bidirectional DC converter

 $i_{
m out}/v_{
m out}$ Output current and voltage of bidirectional DC converter $J_{
m vir}/k_{
m vd}/k_{
m svr}$ Virtual inertia, damping and stiffness coefficient of VIDC $k_{
m ip}/k_{
m ii}$ Proportional and integral gain of current-loop controller $k_{
m vp}/k_{
m vi}$ Proportional and integral gain of voltage-loop controller

 $L_{\rm f}/R_{\rm f}$ Filter inductor and its parasitic resistance of buck converter

 L_s/R_s Input filter inductor and its parasitic resistance of bidirectional DC converter

 $P_{\text{const}}/P_{\text{cpl}}$ Power of CPL

 $R_{\rm cpl}$ Small-signal impedance of CPL

 $R_{\rm d}$ Droop coefficient $R_{\rm line}/L_{\rm line}$ Line impedance

v_{bus} Rated value of DC bus voltagev_{out_buck} Load voltage of buck converter

 v_s/v_{in} Input voltage of bidirectional DC converter

Contents

N	omenclature and Abbreviations	I
C	ontents	V
Li	st of Figures	IX
Li	st of Tables	XV
1	Introduction	1
	1.1 Background and Motivation	1
	1.2 Research Questions and Corresponding Sulutions	4
	1.3 Outlines of the Dissertation	7
2	Analysis of the State of the Art	11
	2.1 Review of DC-MG Topologies and Bus Voltage Fluctuation Classification	11
	2.1.1 Topologies of DC-MG and its applications	11
	2.1.2 Leading causes and classification of voltage fluctuation	16
	2.2 Review of Stabilization Control Methods in DC-MG	18
	2.2.1 Passivity-based control method	18
	2.2.2 Virtual inertia and damping control	20
	2.2.3 Impedance-reshaping-based control method	22
	2.3 Review of Modelling and Stability Analysis Method	23
	2.3.1 Impedance-model-based stability analysis methods	23
	2.3.2 State-space-model-based stability analysis method	25
	2.3.3 Transfer-function-based stability analysis method	26
	2.4 Review of SoC Balance Method	27
	2.5 Summary	28
3	A Virtual Inertia and Damping Control to Suppress Voltage Oscillation in Isla	nded
	DC Microgrid	31
	3.1 Topology of the Studied DC-MG and its Simplification	32
	3.2 Inertia Source in DC-MG and VIDC Strategy	34
	3.2.1 Inertia source analysis in DC-MG	34
	3.2.2 VIDC concept model and its implementation	35
	3.2.3 Droop control for multi-parallel operation	38
	3.3 Small Signal Model and Dynamic Characteristic Analysis of the VIDC Strategy	39
	3.4 Parameter Design	41

	3.4.1 Design of voltage outer loop and current inner loop	41
	3.4.2 Parameters design of VIDC	42
	3.4.3 Inertia matching method	46
	3.5 Simulation Verification	46
	3.5.1 Comparison between different control methods	47
	3.5.2 Stand-alone operation mode of bi-DC converter	48
	3.5.3 Multi-parallel operation of bi-DC converters	49
	3.6 Summary	49
4	Inertia Droop Control and its Stability Mechanism Analysis for Energy Sto	orage
	System in Islanded DC-MG	51
	4.1 DC-MG Structure and Discussion about VIDC	51
	4.1.1 System configuration	51
	4.1.2 Discussion about virtual inertia and damping control	52
	4.2 Inertia Droop Control	54
	4.2.1 Design of voltage-mode inertia droop control	54
	4.2.2 Design of current-mode inertia droop control	56
	4.3 Stability Mechanism Analysis	59
	4.3.1 Introduction of feedback analysis method	59
	4.3.2 Unified model and stability mechanism analysis	60
	4.4 Dynamic Performance and Stability Analysis	64
	4.4.1 Dynamic performance analysis of IDC	64
	4.4.2 Small-signal stability analysis of voltage-mode IDC	65
	4.4.3 Small-signal stability analysis of current-mode IDC	67
	4.5 Hardware in the Loop Experiment Verification	68
	4.6 Summary	75
5	Low-Frequency Oscillation Analysis of Virtual-Inertia-Controlled DC-MG base	ed on
	Multi-timescale Impedance Model	77
	5.1 DC-MG Description and Discussion about VIDC	78
	5.1.1 System configuration	78
	5.1.2 Virtual inertia and damping control	79
	5.1.3 Equivalent two-terminal model of islanded DC-MG	81
	5.2 Multi-timescale Impedance Modelling	83
	5.2.1 Methodology: mapping between virtual impedance and controlled-source	83
	5.2.2 Derivation and analysis of multi-timescale impedance	84

	5.2.3 Positive-feedback-based instability factor analysis and verification of	multi-
	timescale impedance model	93
	5.3 Transient Stability Enhancement Method and its Verification	96
	5.3.1 Transient stability enhancement method	96
	5.3.2 Time-domain validation of stability enhancement method	99
	5.4 Passivity-Based Voltage Stability Assessment	100
	5.5 Experiment Verification	102
	5.5.1 Hardware in the loop experiment	102
	5.5.2 Physical experiment verification	104
	5.6 Conclusion and Discussion	107
6	An Inertia-Emulation based Cooperative Control Strategy and Parameter Design	gn for
	Multi-parallel Energy Storage Systems in Islanded DC Microgrids	109
	6.1 Principle of SoC Self-balance Algorithm and IEL	110
	6.1.1 Principle of SoC self-balance algorithm	110
	6.1.2 The design of IEL and SVR loop	112
	6.1.3 The illustration of the proposed cooperative control strategy	114
	6.2 Dynamic Performance and Stability Analysis	115
	6.2.1 SoC balance speed adjustment	116
	6.2.2 Stability analysis of the SoC self-balance algorithm	116
	6.2.3 Small signal stability analysis of inertia emulation loop	118
	6.3 Parameters Optimal Design	120
	6.3.1 Power constraint	120
	6.3.2 Voltage deviation constraint	122
	6.3.3 Dynamic stability constraint	122
	6.4 Simulation and Experiment Verification	124
	6.4.1 Simulation results	124
	6.4.2 Hardware in the loop experiment results	126
	6.5 Summary	129
7	Conclusions and Future Works	131
	7.1 Conclusions	131
	7.2 Future Works	134
Re	eferences	137
Δ1	uthor Curriculum Vitae	145

List of Figures

Figure 1.1: A typical layout of RES-integrated single-bus DC-MG.
Figure 1.2: Structure of the dissertation.
Figure 2.1: Typical topology of multi-bus DC-MG.
Figure 2.2: Typical reconfigurable topology of DC-MG. (a) Zonal DC-MG architecture. (b)
Ring-bus based DC-MG15
Figure 2.3: Typical applications of DC-MG.
Figure 3.1: Topology of the studied DC-MG in islanded mode
Figure 3.2: Circuit of DC converter. (a) bi-DC converter. (b) Buck converter
Figure 3.3: The simplified model of bi-DC converter (a) Switching cycle average model. (b)
Simplified circuit of bi-DC converter
Figure 3.4: Inertia mapping between the DC machine and capacitor. (a) DC machine model. (b)
DC capacitor34
Figure 3.5: Concept model and block diagram of VIDC strategy. (a) Concept model. (b) Contro
block diagram. (c) Virtual inertia and damping emulation part
Figure 3.6: Droop control and circulating current analysis. (a) Concept model. (b) Control block
diagram (c) Equivalent circuit
Figure 3.7: Small signal model of the bi-DC converter control system
Figure 3.8: Zero and dominant poles distribution of $TF(s)$. (a) Arrow direction: J_{vir} changing
from 0.05 to 10. (b) Arrow direction: D_d changing from 0.05 to 10
Figure 3.9: Small signal model and Bode diagram. (a) Small signal model of current loop. (b)
Small signal model of voltage loop. (c) Bode diagram of current loop. (d) Bode diagram o
voltage loop
Figure 3.10: Simplified 2nd-order model of the bi-DC converter control system43
Figure 3.11: Variation range of different performance indices. (a) Damping ratio ξ . (b) Natura
oscillation frequency. (c) Overshoot. (d) Setting time
Figure 3.12: Parameters design when performance indices with different requirements. (a)
Damping ratio ξ . (b) Setting time t_s . (c) Overshoot σ . (d) Intersection of solutions with differen
requirements45
Figure 3.13: Block diagram of V^2 - P -based VIC
Figure 3.14: Comparison of different control strategies

Figure 3.15: The simulation results during sudden power change. (a) RES. (b) CPL48
Figure 3.16: The simulation results of parallel operation. (a) Converters with equal capacity. (b)
Converters with unequal capacity
Figure 4.1: The general layout of the studied PV-integrated DC-MG
Figure 4.2: Diagram of BiC circuit and the simplified model of VIDC. (a) Circuit of BiC. (b)
Voltage source model (c) Current source model
Figure 4.3: Inertia explanation of vm-IDC. (a) Frequency domain. (b) Time domain 55
Figure 4.4: Control diagram of voltage-mode inertia droop control
Figure 4.5: Explanation of inertia from cm-IDC. (a) Discharging mode. (b) Charging mode. (c)
Transient voltage (d) Variable droop resistance
Figure 4.6: Control diagram of current-mode inertia droop control
Figure 4.7: Feedback analysis. (a) MSD model. (b) Energy conversion. (c) Illustration of
feedback. (d) Phasor analysis. (e) Sketch of feedback control
Figure 4.8: Physical interpretation of IDC. (a) <i>RLC</i> equivalent model. (b) The equivalent model
of BiC with IDC. (c) Phasor diagram when $\Delta i_{\rm dis} > 0$. (d) Phasor diagram when $\Delta i_{\rm dis} < 0$. (e)
Illustrate of feedback control. (f) Sketch of energy
Figure 4.9: Dynamic analysis of inertia droop control. (a) vm-IDC with varying ω_c . (b) vm-IDC
with varying $k_{\text{damp}}^{\text{v}}$. (c) Inertia power from cm-IDC. (d) Virtual inertia from cm-IDC65
Figure 4.10: Small-signal model of vm-IDC.
Figure 4.11: The pole distribution of $T_{vv}(s)$ and $T_{vi}(s)$. (a) $T_{vv}(s)$ when k_{damp}^{v} varying from 2 to 10
with ω_c =15. (b) $T_{vv}(s)$ when ω_c varying from 90 to 5, with k_{damp}^v =2. (c) $T_{vi}(s)$ when k_{damp}^v varying
from 2 to 10 with ω_c =15. (d) T_{vi}^v when ω_c varying from 90 to 5, with k_{damp}^v =267
Figure 4.12: The pole distribution of $T_{vv}(s)$ and $T_{vi}(s)$.
Figure 4.13: The pole distribution of $T_{vv}(s)$ and $T_{vi}(s)$. (a) k_{damp}^i varying from 1 to 5 with $k_{svr}^i=2$
and $k_j=1$. (b) k_{svr}^i varying from 2 to 10 with $k_{damp}^i=1$ and $k_j=1$. (c) k_j varying from 0.5 to 1.5 with
$k_{\text{damp}}^{\text{i}}=1 \text{ and } k_{\text{svr}}^{\text{i}}=2.$
Figure 4.14: The dSPACE-based HIL experiment setup
Figure 4.15: HIL experiment results of different control strategies. (a) J_{vir} =0.30, D_{damp} =0.5 and
$k_{\rm svr}$ =0.5. (b) $J_{\rm vir}$ =0.01, $D_{\rm damp}$ =0.5 and $k_{\rm svr}$ =0.5. (c) $\omega_{\rm c}$ =100 and $k_{\rm damp}^{\rm v}$ =2. (d) $\omega_{\rm c}$ =5 and $k_{\rm damp}^{\rm v}$ =2. (e)
$k_j=2.0, k_{\text{damp}}^i=1 \text{ and } k_{\text{svr}}^i=5. \text{ (f) } k_j=0.1, k_{\text{damp}}^i=1 \text{ and } k_{\text{svr}}^i=5. $
Figure 4.16: Experiment results of vm-IDC when EV charging load fluctuating. (a) $k_{\text{damp}}^{\text{v}}$ =2 and
$\omega_{\rm c}$ =10. (b) $k_{\rm damp}^{\rm v}$ =20 and $\omega_{\rm c}$ =10. (c) $\omega_{\rm c}$ =3 and $k_{\rm damp}^{\rm v}$ =2. (d) $\omega_{\rm c}$ =70 and $k_{\rm damp}^{\rm v}$ =271

Figure 4.17: Experiment results of cm-IDC when EV charging load fluctuating. (a) $k_{\text{damp}}^{i}=1$, $k_{j}=1$
and $k_{\text{svr}}^{\text{i}}=3$. (b) $k_{\text{damp}}^{\text{i}}=5$, $k_{\text{j}}=1$ and $k_{\text{svr}}^{\text{i}}=3$. (c) $k_{\text{j}}=0.1$, $k_{\text{damp}}^{\text{i}}=1$ and $k_{\text{svr}}^{\text{i}}=3$. (d) $k_{\text{j}}=2.0$, $k_{\text{damp}}^{\text{i}}=1$ and $k_{\text{svr}}^{\text{i}}=3$.
(e) $k_{\text{svr}}^{\text{i}}=3$, $k_{\text{j}}=1$ and $k_{\text{damp}}^{\text{i}}=1$. (f) $k_{\text{svr}}^{\text{i}}=10$, $k_{\text{j}}=1$ and $k_{\text{damp}}^{\text{i}}=1$
Figure 4.18: Experiment results of cm-IDC when PV generation fluctuating. (a) k_j =0.1, k_{damp}^i =1
and $k_{\text{svr}}^{\text{i}}=5$. (b) $k_{\text{j}}=2.0$, $k_{\text{damp}}^{\text{i}}=1$ and $k_{\text{svr}}^{\text{i}}=5$. (c) $k_{\text{damp}}^{\text{i}}=1$, $k_{\text{j}}=1$ and $k_{\text{svr}}^{\text{i}}=3$. (d) $k_{\text{damp}}^{\text{i}}=5$, $k_{\text{j}}=1$ and $k_{\text{svr}}^{\text{i}}=3$.
(e) $k_{\text{svr}}^{i}=2$, $k_{j}=1$ and $k_{\text{damp}}^{i}=1$. (f) $k_{\text{svr}}^{i}=10$, $k_{j}=1$ and $k_{\text{damp}}^{i}=1$
Figure 4.19: Experiment results of vm-IDC when PV generation fluctuating. (a) $k_{\text{damp}}^{\text{v}}$ =1 and
ω_{c} =10. (b) k_{damp}^{v} =20 and ω_{c} =10. (c) ω_{c} =100 and k_{damp}^{v} =2. (d) ω_{c} =3 and k_{damp}^{v} =274
Figure 4.20: HIL experiment results of comparison with droop curve swing method. (a) Droop
curve swing method. (b) cm-IDC: $k_j=1$, $k_{damp}^i=5$ and $k_{svr}^i=0$. (c) cm-IDC: $k_j=1$, $k_{damp}^i=5$ and $k_{svr}^i=2$.
Figure 5.1: The layout of the studied islanded DC-MG
Figure 5.2: The circuit of b-BiC and its VIDC strategy
Figure 5.3: Equivalent two-terminal model of DC-MG considering CPL. (a) Original model.
(b) Assigning CPL to 'source' terminal. (c) Simplified model
Figure 5.4: Equivalent virtual impedance of controlled source. (a) Self-controlled voltage
source. (b) Self-controlled current source. (c) General example
Figure 5.5: Derivation of voltage-loop virtual impedance model and its <i>RLC</i> model. (a) Voltage-
loop mathematical model. (b) Norton equivalent model. (c) Virtual impedance derivation. (d)
Thevenin equivalent model. (e) <i>RLC</i> circuit
Figure 5.6: Frequency response analysis of voltage loop. (a) $Z_v(s)$ and RLC model. (b) $G_{vcl}(s)$.
Figure 5.7: Derivation of inertia-loop virtual impedance model and its <i>RLC</i> model. (a) Inertia-
loop mathematical model. (b) Inertia-loop virtual impedance derivation. (c) Norton equivalent
circuit. (d) RLC model
Figure 5.8: Frequency response analysis of inertia loop. (a) $Z_{vir}(s)$. (b) $G_{vir}(s)$
Figure 5.9: Derivation of droop-control virtual impedance model and the RLC model of the
total system impedance. (a) Droop-loop mathematical model. (b) Droop-loop virtual impedance
derivation. (c) Norton equivalent circuit. (d) Thevenin equivalent circuit. (e) RLC model in
Norton circuit form. (f) <i>RLC</i> model in Thevenin circuit form
Figure 5.10: Frequency response of droop loop. (a) Y_{droop} , Y_{vd} and Y_{cpl} . (b) Z_{sum}
Figure 5.11: Feedback-based instability factor analysis. (a) Current-source. (b) Voltage-source.
93

Figure 5.12: Switch model verification of multi-timescale virtual impedance model with
different parameters. (a) k_{vp} . (b) k_{vi} . (c) J_{vir} . (d) k_{vd} . (e) k_{svr}
Figure 5.13: The control diagram of SC
Figure 5.14: Source-load two-terminal model of islanded DC-MG considering the transient
stability enhancement method
Figure 5.15: Impedance reshaping effect of stability enhancement loops
Figure 5.16: Impedance analysis of SC
Figure 5.17: SM verification of stability enhancement method. (a) Comparison of different
stability enhancement loops. (b) Varying β . (c) Effect of PDRL- a
Figure 5.18: Nyquist plot of impedance model $Z_{\text{sum}}^{\text{t}}$ with various parameters. (a) Varying J_{vir} . (b)
Varying k_{vd} . (c) Varying k_{svr} . (d) Varying β
Figure 5.19: Nyquist plot of Z_{sum} with different stability enhancement loops
Figure 5.20: Measured waveforms of bus voltage and current with different control method. (a)
Effect of VIDC. (b) Varying k_{vd} . (c) Varying k_{svr} . (d) Varying J_{vir} . (e) Effect of PDRL-a. (f)
Effect of PDRL- b with β =11
Figure 5.21: Waveforms of bus voltage and current. (a) VIDC. (b) VIDC+SC 104
Figure 5.22: Configuration of the experimental setup
Figure 5.23: Experiment results with different control parameters. (a) J_{vir} =0.1, k_{vd} =1.0 and
k_{svr} =1.0. (b) J_{vir} =0.4, k_{vd} =1.0 and k_{svr} =1.0. (c) k_{vd} =1, J_{vir} =0.1 and k_{svr} =0.5. (d) k_{vd} =3, J_{vir} =0.1 and
k_{svr} =0.5. (e) k_{svr} =0.5, k_{vd} =1 and J_{vir} =0.2. (f) k_{svr} =5, k_{vd} =1 and J_{vir} =0.2
Figure 5.24: Experiment results with PDRL-a. (a) Without PDRL-a, J_{vir} =0.1, k_{vd} =1 and k_{svr} =3.
(b) With PDRL- a , J_{vir} =0.1, k_{vd} =1.0 and k_{svr} =3
Figure 5.25: Experiment results with PDRL- b (β =20). (a) Without PDRL- b , J_{vir} =0.1, k_{vd} =1 and
k_{svr} =3. (b) With PDRL- b (β =20), J_{vir} =0.1, k_{vd} =1.0 and k_{svr} =3106
Figure 5.26: Experiment results with SC. (a) Without SC, $J_{vir}=0.05$, $k_{vd}=1.5$ and $k_{svr}=1$. (b) With
SC, $J_{\text{vir}}=0.05$, $k_{\text{vd}}=1.5$ and $k_{\text{svr}}=1$.
Figure 6.1: The overall block diagram of multi-parallel ESS in islanded DC-MG 110
Figure 6.2: The illustration of droop characteristics with SoC self-balance algorithm. (a) SoC-
integrated droop resistance. (b) The proposed droop characteristic
Figure 6.3: Mapping between BiC and DC motor, and equivalent model for IEL. (a) DC motor
model. (b) The equivalent model of the IEL with SVR
Figure 6.4: The block diagram of inertia-emulation based cooperative control strategy. (a) IEL
and SVR loop. (b) Dual loop control in detail

Figure 6.5: SoC balance speed regulation with different k. (a) Result of SoC. (b) Result of output
current. (c) Result of R_{vai}
Figure 6.6: The dominant pole distribution of SoC self-balance algorithm. (a) Discharge process
with varying SoC_1 . (b) Discharge process with varying k . (c) Charge process with varying SoC_1 .
(d) Charge process with varying k
Figure 6.7: Small signal model of BiC with the proposed IEL
Figure 6.8: Dynamic stability analysis of BiC with the proposed IEL. (a) The impact of $D_{\rm d}$ on
$TF_{i_id}(s)$. (b) The impact of J_{vir} on $TF_{i_id}(s)$. (c) Step response of $TF_{v_id}(s)$
Figure 6.9: Different constraints for exponent k . (a) Power constraint. (b) Power sharing with
varying k. (c) Voltage deviation constraint. (d) Δv_{out} with varying k. (e) Poles of $TF_{v_{\text{id}}}(s)$ with
varying R_{va} . (f) Stability constraint. 121
Figure 6.10: Constraint estimation and parameter optimization flow chart. (a) Parameters design
considering coonstraints. (b) Flow chart. 123
Figure 6.11: Comparison of different control strategies. (a) The v_{out} of droop control. (b) The
comparison between the proposed IEL and VIDC. (c) The impact of $J_{\rm vir}$. (d) The impact of $D_{\rm d}$
Figure 6.12: The influence of k on SoC balance speed. (a) The result of v_{outi} . (b) The result of
current ratio. (c) The result of R_{vai} . (d) The result of SoC
Figure 6.13: The effect of k on the SoC balance when $SoC_{1, t=0}=80\%$ and $SoC_{2, t=0}=70\%$. (a)
k=10. (b) $k=20$. (c) $k=30$. (d) State variable when $k=30$
Figure 6.14: The effect of k on the SoC balance when SoC _{1, t=0} =80% and SoC _{2, t=0} =70%. (a)
k=10. (b) $k=20$. (c) $k=30$. (d) State variable when $k=30$.
Figure 6.15: The influence of SVR loop. (a) Without SVR, k_{damp} =8 and J_{vir} =0.06. (b) k_s =1 with
SVR, k_{damp} =8 and J_{vir} =0.06. (c) k_{s} =5 with SVR, k_{damp} =8 and J_{vir} =0.06. (d) k_{s} =10 with SVR,
$k_{\text{damp}} = 8 \text{ and } J_{\text{vir}} = 0.06.$ 129

List of Tables

Table 2.1 Overview of DC bus configuration and applications	16
Table 2.2 Overview of DC-BVF classification	18
Table 3.1 System parameters of the studied DC-MG	33
Table 3.2 Analogy between DC machine and VIDC	37
Table 3.3 Control parameters of VIDC strategy	45
Table 3.4 Control parameters of dual loopcontrol and V^2 - P -based VIC	47
Table 4.1 Analogy between the mass-spring-damper model and virtual inertia control	61
Table 4.2 Control parameters of different control strategies	69
Table 4.3 Circuit parameters of the studied DC-MG	70
Table 5.1 Control parameters of VIDC strategies	80
Table 5.2 System parameters of the studied islanded DC-MG	80
Table 5.3 Summary of multi-timescale impedance model	94
Table 6.1 Analogy between DC motor and IEL with SVR	113
Table 6.2 Numeric solution of SoC balance regulation when <i>t</i> =800 <i>s</i>	117
Table 6.3 System parameters of the studied multi-parallel ESS	118
Table 6.4 Control parameters of different control	124

1 Introduction

1.1 Background and Motivation

As an important measure to deal with the energy crisis and climate change, carbon neutrality has become the focus of current and future global energy policies to promote the development of renewable energy sources (RES). A number of legislations and proposals have been passed to ensure that the European Union (EU) meets its climate and energy targets, including the Emissions Trading System, the Effort Sharing Regulation, and the transport and land use legislation [1]. New ambitious targets for RES and energy efficiency have been set: the intermediate target of a net reduction in greenhouse gas emissions is raised from 40% to at least 55% by 2030, as well as at least 32% share for renewable energy and at least 32.5% improvement in energy efficiency [1-2]. By 2050, the EU aims to achieve climate neutrality and strive to become the first climate-neutral continent [3]. As the world's largest emitter of carbon dioxide, China promised to peak CO₂ emissions before 2030 and achieve carbon neutrality before 2060, which will require significant changes to transform China's energy system [4-5].

Obviously, the fossil fuels dominated energy structure has difficulties in meeting the requirements of sustainable development. It is urgent to improve the energy consumption mode and reduce the dependence on fossil energy. Therefore, the development and utilization of RES, such as wind and solar energy, have gradually gained attention and shown a strong growth trend. On average, RES accounted for 19.7% of gross final energy consumption in the EU in 2019, up from 13.9% in 2009. Sweden ranked first in the EU, with RES accounting for 56.4% of its gross final energy consumption in 2019, and Germany ranked 16 across the EU with 17.4% while the EU average was 19.7%. Newly installed RES capacity in Asia accounted for 54% of the global total installed capacity in 2019. Among them, solar and wind energy accounted for 90% of the newly installed RES in 2019 [6]. The vigorous development and increasing penetration of RES force the global energy market and power system to undergo an unprecedented revolution.

Influenced by geographical differences, climate changes, and other factors, RES presents the characteristics of volatility, intermittency and randomness which threaten the secure and stable operation of power system and severely restrict the development of RES and related technologies. On the other hand, the wide and diverse access of DC sources and DC loads has become

a trend in electric energy applications. Driven by power electronics technology, the DC microgrid (DC-MG) thus emerges as an effective form for the local consumption of RES. Compared with the AC system, DC-MG has promising advantages of its high power-conversion efficiency, natural interface with RES, electronic loads and energy storage systems (EES), and no concern for power angle stability [7].

Considering the advantages of DC-MG, its usage covers various residential and industrial applications, such as rail transportations, aircrafts, and ship power systems, data centers, fast electric vehicle (EV) charging stations, high-efficiency households and renewable energy parks [8]. Nowadays, the electric traction DC power supply technology has matured. In terms of residential DC power supply, the EU, Japan and the United States have carried out relevant research and demonstration projects, which have laid a good theoretical and practical foundation for the promotion of DC-MG [8, 18, 34-35]. At present, there is no clear standard voltage class for the DC bus voltage. Usually, DC power supplies and DC loads convert and adjust their voltages according to their own requirements and industry standards. For instance, integrated circuits or chips usually operate at 5V and 12V, electronic devices such as computers and tablets operate at 12V, the DC voltages of EV batteries and on-board supplies are 12V, 24V, or 48V, the power supply system of telecom operates at 48V, the DC voltages of data centers and high-power appliances are 280V-400V, and charging piles operate at 250V-700V.

As an emerging technology, standardization is another obstacle to the proliferation of DC-MG in industrial and commercial applications. Several organizations and institutions have therefore developed practical standards. The European standard ETSI EN 300 132-3-1 is mainly designed for low-voltage DC (LVDC) systems, such as data/telecom equipments with voltage levels of up to 400V [9]. As an open industry association, the EMerge Alliance deploys advanced architectures and control systems based on DC-MGs in occupied spaces, data/telecom centers, building exteriors, and building services [10]. IEC SG4 delivers standards for LVDC distribution systems of up to 1500V [11] and coordinates the standardization of different utilizations of LVDC distribution systems. IEEE DC@Home concerns with developing the standards and defining the roadmap for research and commercialization of DC-MGs [12]. In addition, IEEE 946, Rebus and MIL-STD-1399 are proposed for standardizing the operation of DC-MG [8]. IEEE 946 is designed for the DC auxiliary power system, Rebus normalized the operation of DC-MG in residential and commercial applications, and MIL-STD-1399 provided the military standard for shipboard power systems.

Power electronic converters (PECs) are the key to integrating RES units, ESS, and various DC

loads into DC-MG, replacing traditional synchronous generators (SGs) that provide rotational inertia. In conventional power systems, SGs autonomously slow down or speed up in accordance with the grid frequency. In this way, SGs release/absorb the energy to/from the power grid so that the power mismatch can be partially compensated. This effect is quantitatively evaluated by the per unit kinetic energy, which is defined as the inertia of power systems [75]. As the penetration level of RES increases, more SGs are phased out and replaced by PEC, since RES is usually coupled to power systems through power electronic devices without rotational inertia. As a result, the entire power system becomes less inertial [81].

The PEC increases system bandwidth and its fast response capability brings flexibility to power systems. It also makes DC-MGs a typical power electronics dominated power system and exhibits low-inertia characteristics. In DC-MG, its inertia manifests the ability to prevent sudden changes in the DC bus voltage [73]. More specifically, due to the fast-response interface converters, the DC bus voltage may easily fluctuate beyond the acceptable range, resulting in undesirable load shedding and system collapses [54]. This means that DC-MG does not have sufficient inertia to stabilize the DC bus voltage. Therefore, it is necessary to develop measures to improve the dynamic behavior.




Figure 1.1: A typical layout of RES-integrated single-bus DC-MG.

Besides, most loads are connected to the DC bus via PECs, which makes the loads behave as constant power loads (CPLs). Further, the negative impedance characteristics of CPLs would

reduce the system damping, make DC-MG poor damping, and destabilize the DC-MG after being disturbed. In addition, RES would bring the problem of power quality degradation and difficult energy management. ESS, as a supporting source, can provide better conditions for integrating RES into DC-MG because ESS can balance the output power of RES and load demand to solve the voltage fluctuation/oscillation problem caused by power fluctuations of RES.

DC-MG would become the main access target of RES and an important component of the future smart grid. The typical structure of a single-bus RES-integrated DC-MG is shown in Figure 1.1. It mainly includes photovoltaic plants, wind farms, ESS, EV charging stations, high-efficiency buildings and other DC loads. The studies in Chapters 3-6 of this dissertation are mainly based on Figure 1.1 or its simplified version.

It can be seen from Figure 1.1 that most RES, ESS and loads have DC properties and can be connected to DC-MG directly or via interface converters. Thus DC-MG would become one of the main forms or an important element in the future power systems to cope with the large-scale RES integration into the grid. Therefore, ensuring the secure and stable operation of DC-MG is conducive to overcoming the bottleneck of connecting RES to the grid and solving the problem of efficient consumption of RES, which is of great theoretical and practical significance for the development of the future power system.

As the only indicator of the security and stable operation of the DC-MG, the instability of the DC-bus voltage would jeopardize the stable operation of the whole DC-MG. The main motivation of this research is to improve the stability of DC-MG and power quality for users by providing sufficient virtual inertia and damping. Increasing inertia can slow down the dynamic response of DC-MG and thus reduce RoCoV, while increasing damping can suppress the amplitude of voltage oscillations. Taking full advantage of ESS's ability to suppress DC bus voltage fluctuations provides a theoretical basis for accessing RES into DC-MG with high penetration. Further, it is of great significance to study the stabilization technology and low-frequency oscillation (LFO) mechanism of DC-MG to ensure its stable operation.

1.2 Research Questions and Corresponding Sulutions

This research focuses on how to improve voltage stability without additional hardware and intuitively reveal the LFO mechanism in islanded DC-MG. Especially, the following problems are worthy of more in-depth investigations:

(1) Problem of how to enhance the inertia and damping of suppressing voltage oscillations.

An appropriate stabilization control method is a good solution to improve the dynamic

response of DC-MG. Without modifications to the system hardware, the inertia can be synthesized by the energy stored in ESS to mitigate voltage oscillations caused by power disturbances. By properly regulating ESS to release or absorb energy as the rotors of DC machines and capacitors do and connecting a virtual resistance in series with the output port, DC bus voltage oscillations can be alleviated. Compared with connecting capacitors which will bring additional power losses and are limited by certain application scenarios with limited space, such as ship electrical systems, stabilization control methods basically would not increase system costs, because the virtual inertia power and damping power are provided for ESS which is always required in islanded DC-MG for voltage stabilization. Moreover, control parameters should be carefully determined to ensure better control performance and excellent dynamic response.

- (2) Problem of how to simplify the structure and complexity of virtual inertia and damping control to reduce the difficulty of its realization.
 - The existing virtual inertia and damping control (VIDC) strategy for DC-MG is derived from the external characteristic of a capacitor or the operation principle of a rotating machine. An additional loop is requested to imitate the inertial response, complicating the overall control system and its implementation. How to streamline the control structure of VIDC for easier utilization in engineering applications becomes an important issue. Besides, a unified analytical method and related analysis tool are necessary to illustrate the stability mechanism of various inertia controls and intuitively observe the interaction between feedback variables. Therefore, the physical significance and control function of the parameters can be explained from multiple perspectives.
- (3) Problem of establishing an impedance modelling framework for analyzing LFO mechanisms in an intuitive view.
 - The stability mechanism of VIDC, the influence of CPL on VIDC, and the LFO mechanism of VIDC controlled DC-MG (VIDC-DC-MG) with a clear physical significance are less investigated. Besides, there is a lack of appropriate analysis tools to identify the potential instability factors of VIDC-DC-MG.

At present, three mainstream modelling approaches are used for the stability analysis of power electronics systems: the transfer-function-based method, the state-space-model-based method, and the impedance-model-based method. The transfer-function-based method focuses on the relationship between key variables and is therefore incomprehensive compared with the state-space model. The state-space model describes each variable of the system and thus can gain insight into the leading causes of underdamped

or unstable modes. However, the state-space model is a white-box model in nature and requires complete system information, and its abstract form makes it difficult to intuitively clarify the mapping between the oscillation modes and the corresponding factors. The all-in-one impedance model that can be directly measured and verified has less requirements for design details. Hence, it is more suitable for stability evaluation with clear physical meanings. However, the existing impedance model lacks systematic and intuitive insight into the internal roots of underdamped or instability factors, and is essentially a black-box model.

Therefore, an appropriate modeling framework as the bridge between white-box and black-box modeling by combining the advantages of the impedance model and the state-space model is necessary and worth investigating for the LFO mechanism analysis.

(4) Problem of how to address the state-of-charge imbalance in multi-parallel ESS.

Multi-parallel ESS is indispensable as the supporting energy source of DC-MG. The parameter mismatches of energy storage units (ESU), such as various series resistances, different self-discharge rates, and uneven operation temperatures across ESU, result in significant divergence of state of charge (SoC) among ESUs. Thus the unbalanced SoC leads to over-charge/-discharge and even explosion, degrades the utilization of some ESUs and decreases the operation lifespan of batteries. Therefore, how to achieve SoC balance under the premise of improved system dynamic stability becomes particularly important. Besides, the optimal design of key parameters should also be considered to address the contradiction between the speed of SoC balancing and system stability.

Aiming at the above problems (1)-(4), this dissertation proposes corresponding solutions, mainly including the following aspects:

- (1) Propose a VIDC to suppress voltage oscillations in islanded DC-MGs. Without modifying system hardware and increasing system cost and complexity, the proposed VIDC can regulate ESS to release or absorb energy as rotors of DC machines and capacitors do. Thus, inertia can be synthesized by the energy stored in ESS to mitigate the voltage oscillations caused by power disturbances.
- (2) Develop inertia droop controls to simplify the complexity of VIDC. In order to stream-line the control structure of VIDC for easier implementation in engineering applications, inertia droop controls are designed based on the equivalent droop-control-form models of VIDC. Besides, a unified analytical method and related analysis tool should be provided to illustrate the stability mechanism of various inertia controls from multi-views.

- (3) Establish a modeling framework for the LFO mechanism analysis. The proposed multi-timescale impedance modeling framework can be converted into a white-box or black-box model depending on the need for analysis. Control loops of different timescales are visualized as independent loop virtual impedances, and the impedance properties of control loops/parameters and their impedance-shaping effects can be illustrated at various timescales to explain the LFO in different bandwidths.
- (4) Achieve SoC self-balance of multi-parallel ESS by the inertia-emulation based cooperative control. Under the premise of ensuring the increased inertia to improve the system stability, the SoC imbalance problem should be solved by the SoC self-balance algorithm and the SoC self-balance rate can be adjusted. Besides, the contradiction between the SoC balancing speed and maintaining system stability should be considered.

To sum up, the overall objective of this dissertation is to propose a stabilization control method for bidirectional DC converters to improve the voltage stability and quality of DC-MG, to establish a suitable modeling framework to explore the LFO mechanism, and to address the hazards of SoC divergence by the proposed inertia-emulation based cooperative control.

1.3 Outlines of the Dissertation

The structure of this dissertation is demonstrated in Figure 1.2 and organized as follows:

In Chapter 2, the state of art about investigations on DC-MG is summarized from four aspects. Firstly, the topologies of DC-MG and their applications are presented, and the main causes of DC voltage fluctuations and their manifestations are reviewed. Then, the basic principle of commonly used stabilization control methods is introduced. Subsequently, the mainstream modeling and stability analysis methods are reviewed. Moreover, the SoC balance methods for multi-parallel ESS are also introduced.

In Chapter 3 [M6], a VIDC strategy is proposed to enable bidirectional DC (bi-DC) converter to dampen voltage oscillations by using the energy stored in ESS to emulate the inertia of DC-MG without modifications of system hardware. Both the inertia part and the damping part are modeled in the VIDC controller, by analogy with DC machines. Droop control is introduced to achieve the multi-parallel operation of ESS. Furthermore, the small-signal model is established and the dynamic characteristics of DC bus voltage under power fluctuations are analyzed. A 2nd-order equivalent model is introduced to simplify the parameter design. By analyzing the control performance indices, the VIDC parameters are optimized. At last, based on the principle

of equivalent machine, an inertia matching method for multi-parallel bi-DC converters is proposed. The simulation results verify that ESS by acting as synthetic inertia can improve the voltage dynamic characteristics and stability in islanded DC-MGs. Compared with other control methods, it has better control effects.




Figure 1.2: Structure of the dissertation.

In Chapter 4 [M3], inertia droop control (IDC) strategies are proposed for a bidirectional DC converter (BiC) to improve dynamic stability and provide high-quality power supply in islanded DC-MG. Compared with VIDC, the proposed IDC can be implemented by easily modifying conventional droop control, which avoids a complex control structure. First, the virtual inertia in the proposed IDC strategies can be achieved in two ways: 1) dynamic virtual impedance, and 2) adaptive droop algorithm. The damping support comes from the redesigned damping term which features secondary voltage regulation to eliminate the voltage deviation. Then, a feedback analytic method is proposed to comprehend the stability mechanism from multiple perspectives, and a double-coordinate-based phasor diagram is developed as its analytical tool to intuitively observe the interaction between variables. Accordingly, the IDC's negative feedback property is revealed, and the impactors of system inertia, stiffness and dissipation properties are explored. Dynamic performance and small-signal stability analysis are also presented to guide parameter selection and optimize transient response. Hardware in the loop (HIL) experiment results verify that IDC strategies have similar effects to VIDC while simplifying the control structure.

In Chapter 5 [M4], the multi-timescale impedance modeling framework is established to clarify the stability mechanism of VIDC and the LFO of VIDC controlled islanded DC-MG. Control loops of different timescales are visualized as independent loop virtual impedance elements to form an impedance circuit considering the CPL, rather than an all-in-one impedance as the

external dynamic representation of power converters. Concrete impedance analysis is performed on loop virtual impedances to reveal the impedance-shaping effect of control loops intuitively, the physical impedance nature of control parameters and the interaction between different timescale, which illustrates the stability mechanism of VIDC. The LFOs (*LC* impedance interaction) in voltage and inertia loops are elaborated by *RLC* circuits of loop virtual impedances. The potential instability factors resulting in poor damping against voltage oscillations are also revealed. Thus, a dynamic stability enhancement method is proposed to compensate for the negative damping caused by the positive feedbacks of VIDC and CPL, and a supercapacitor is added to alleviate rapid voltage changes. Accordingly, the passivity property of the system impedance is strengthened and the stability can be evaluated by Nyquist plot. Finally, the simulation and experiment results have validated the LFO analysis and stability enhancement methods.

In Chapter 6 [M1], an inertia-emulation-based cooperative control strategy for multi-parallel ESS in islanded DC-MG is proposed to address the state-of-charge (SoC) imbalance and voltage deviation problem in steady-state operation and the voltage stability problem caused by inertia-less in transient process, as well as an optimal parameter design is carried out. A SoC self-balance algorithm is developed to dynamically equalize SoC of energy storage units (ESUs). The defined SoC mismatch degree and the balance speed adjustment factor k are introduced into the droop resistance to adjust the SoC self-balance rate and eliminate the SoC deviation among ESUs. And the contradiction between SoC balancing speed and maintaining system stability is addressed by this redefined SoC-based droop resistance function. In addition, the inertia emulation loop is constructed by analogy with DC motors to dampen voltage oscillations, while the secondary voltage recovery loop is derived from the circuit equivalence of an inductor to indicate system stiffness and achieve zero-steady-state voltage deviation. The dynamic performance of the SoC self-balance algorithm is analyzed and the small-signal model of the multi-parallel ESS with the proposed strategy is established. Based on the eigenvalue analysis and step response, the system stability is assessed, and the influences of the control parameters on the transient response and stability margin are investigated. Considering the power constraint, the voltage deviation constraint and the stability constraint, the optimal design method of k is given. Finally, simulations and HIL experiments prove that the proposed control has better dynamic and static performances without modifying hardware and can equalize SoC in charge and discharge mode.

Finally, Chapter 7 summarizes all the research in the dissertation, points out the remaining

problems in the research process, and gives an outlook for the next research content.

2 Analysis of the State of the Art

Extensive research has been conducted on the stability analysis and stabilization control methods of power electronics systems, such as DC microgrids (DC-MG). This chapter presentes an overview of challenges and problems in the development of DC-MGs, including main topologies of DC-MG and the classification of DC bus voltage fluctuations (DC-BVF), stabilization control methods, low-frequency oscillation (LFO) mechanism analysis methods, and energy management systems. This chapter closes with concluding the reason for the stabilization technique and stability analysis approach pursued in this thesis.

2.1 Review of DC-MG Topologies and Bus Voltage Fluctuation Classification

Driven by practical requirements of certain DC-MG applications, various topologies and their applications have been reported in literatures [8], which are reviewed. Besides, since DC bus voltage stability is the key to the stable operation of DC-MG and needs in-depth study, the leading causes and classification of DC-BVF are analyzed and summarized.

2.1.1 Topologies of DC-MG and its applications

Typical DC-MG topologies and their applications are reviewed here. A number of topologies have been reported in the existing literatures and this section assess of the most prominent representatives. Generally, the DC-MG topologies can be classified into three categories, that is, single-bus topologies, multi-bus topologies, and reconfigurable topologies. Besides, this section also gives an overview of corresponding industrial scenarios.

(a) single-bus topology:

First of all, the single-bus topology is reviewed. As the basis of DC power systems, the single bus DC-MG topology is commonly deployed in industrial applications and a typical topology of single-bus DC-MG integrating RES has been presented in Figure 1.1. An energy storage system (ESS, usually an electrochemical battery pack) can be directly connected to the DC bus to maintain the DC bus voltage [13]. The number of series battery cells depends on the voltage required for the loads. This configuration operating at 48V has been used in telecommunications [14]. However, this configuration has the following drawbacks: (a) uncontrollable voltages, depending on the state of charge (SoC) and current of the battery, and (b) unregulated

battery charging [15]. As well as, ESS can be connected to the DC bus via a converter interface, which provides more flexible control and the possibility of connecting multiple buses to enhance system reliability or supply loads over a wider area [16], while paralleled converters exist circulating current problem which leads to uneven loading and accelerates the wear of the stationary battery [17]. The only one DC bus compels consumers to adapt to this voltage level, thus lacking flexibility. To solve this problem, a bipolar single regulated bus structure is proposed in [18]. This configuration provides load-side DC–DC converters with the option to select source voltages of 340, +170, and -170V. The system reliability is thus increased, since power can be supplied by the other two lines and an auxiliary converter in the event of failures of one line.

In addition, the single-bus DC-MG has been applied in some typical industrial scenarios. For example, a building-integrated microgrid is proposed in [19], and an advanced local energy management is designed to better integrate small photovoltaic plants into power grids. A 380V DC distribution system is built in [20] for test implementation, and the energy saving advantage of DC-MG over AC systems is verified in [21]. The bipolar configuration of DC-MG has also been applied to a residential complex for better system reliability and higher-quality power [22]. Meanwhile, single-bus DC-MG applications also involve renewable energy parks [23], hybrid ESS [24], and electric vehicle (EV) fast charging stations [25, 149]. In [23], a solar power optimizer is proposed for an interface converter to efficiently harvest maximum energy from a photovoltaic panel and then deliver energy to DC-MG. A novel use of superconducting magnetic energy storage (SMES) hybridized with batteries is proposed in [24], and a new power control algorithm is introduced to achieve higher usage efficiency of SMES and longer battery lifetime. In [25], the effective utilization of SMES and the optimal discharge algorithm for lithium-ion batteries are achieved by an optimized integration scheme to extend the battery lifetime in EV charging stations.

(b) multi-bus topology:

Subsequently, multi-bus DC-MG topologies can be composed by the estension of single-bus DC-MG topologies in order to obtain higher reliability and availability. A large number of related academic studies have been carried out and a typical multi-bus DC-MG topology is presented in Figure 2.1 where each DC-MG could absorb or inject power from its neighboring DC-MG in case of shortage or surplus of power. An interesting redundant bus configuration is proposed in [26] to improve system reliability and provide reconfiguration options, and two alternative methods of actively reconfiguring supply buses are presented. Similarly, a game-theory-

based modeling approach for bus selection is studied in [27], thus the optimal operating point of the multi-bus DC system is found by using a payoff table and the influence of nonlinear loads is also considered. In addition to the redundant bus configuration, multiple DC-MG clusters configuration by connecting neighboring DC-MGs can also be an alternative to increase system reliability. Power can be transferred between neighbors to ensure power supply in situations of power shortage or surplus. A distributed hierarchical control is proposed in [28] to regulate power exchange between DC-MG clusters at the expense of voltage deviations. In [29], a simplified equivalent model is established for LFO analysis of multi-bus DC-MG, and the impactors such as the number of inner voltage controllers, the line impedances and the operation mode of interlinking converters on the LFO are investigated. As for the protection system, an event-based protection technique is developed for multi-bus DC power systems in [30]. Without the high-speed communication and synchronization, the type of faults can be classified and the faulted area can be isolated very fast.




Figure 2.1: Typical topology of multi-bus DC-MG.

As an energy router, the solid-state transformer (SST) can realize the interconnection of DC-MGs of different voltage levels to enable a multi-bus DC-MG architecture. Compared with traditional transformers, the use of semiconductor devices and circuits makes voltage and current regulation possible [31]. In [32], the control strategy for SST is developed to ensure power supply reliability and provide stabilized low voltage DC network ports in both grid feeding and forming modes, and zero circulating power flow operation is also achieved. Based on multi-port DC-DC SST, Ref. [33] proposed a topology for bidirectional photovoltaic/battery-assisted EV charging stations. Further, considering the influence of EV battery capacity, EV battery SoC and EV departure time, an adaptive bidirectional droop control for the EV charging/dis-

charging process is proposed to maintain DC bus voltage with less communication [33]. Recognizing the potential of SST, many academic and industrial projects are launched as testbeds for flexible and modular power electronic interfaces which are able to connect different kinds of sources and loads [34-35]. Simplified forms of the multi-bus DC-MG are derived in [36] by adopting generalized voltage sources, generalized current sources and two-port models. System stability is subsequently assessed with the help of impedances or admittances for each bus port.

(c) reconfigurable DC-MG topology:

Finally, reconfigurable DC-MG topologies such as the ring structure and the zonal architecture have also been proposed in order to further exploit new degrees of freedom with regard to flexibility, reliability and fault tolerance, which are also reviewed here and presented in Figure 2.2. A universal simulation approach for zonal architectures and ring topologies is introduced in [37], which covers all intended variations of hardware configurations and makes it possible to build a fully automated model. Lacking an effective protection system might jeopardize the resilience of DC-MG. Fault detection, location and clearance become complicated because of the absence of natural zero-crossing points, and the need for fast DC circuit breakers is indispensable [39]. To overcome this challenge, extensive studies on the design and implementation of accurate protection schemes have also been conducted. Based on monitoring the modified squared poverty gap index difference, a protection strategy for the ring-bus DC-MG is developed in [38] by employing intelligent electronic devices and solid-state circuit breakers. In [40], a fault protection and location scheme is presented, which can detect the fault current in a bus segment and isolate this segment to avoid the shutdown of the whole system.

Moreover, the zonal architecture of DC-MG features high reliability, and a power management algorithm, which has the advantage of maximum utilization of local distributed resources and smooth transition between different modes, is proposed in [41] based on this configuration. A novel three-port DC-DC interface is designed and a zonal DC-MG architecture is thus proposed in [42] to reduce the energy conversion stage and improve the conversion efficiency. In [43], stability assessment is carried out for a zonal power system with voltage mode droop control, and the impact of droop gain is investigated by the eigenvalue method. The problem of selective protection for zonal DC systems is analysed in [44], and a selective protection based on the coordination between the power electronic fault current limiting and low-voltage protection devices is designed, featuring quick fault response and excellent reliability/continuity. A real-time resistance-based fault detection technique for Zonal DC-MGs is proposed in [45], showing

the advantages of fast fault isolation, communication network less protection, and so on. Besides, this technique can be extended to grid-connected and ring-type DC-MGs.

The multi-terminal DC (MTDC) system can deliver power through multiple paths, which might form a ring structure and also enhances flexibility, although the system structure becomes more complicated. Originally, MTDC is proposed for high-voltage DC (HVDC) transmission and has a meshed architecture [46]. In order to improve the reliability and flexibility of DC-MG, the multi-terminal structure is gradually adopted [151]. This also improves the controllability and security of DC-MG and facilitates the access of large-scale RES to the power system and its interconnection with the utility grid [47]. Maintaining good dynamic stability is the basic premise for the security and stable operation of a MTDC microgrid, the interaction dynamics between multi-controllers and the multi-timescale coupling are investigated in [48], and a reduced-order model is developed for dynamic stability analysis. In order to minimize the DC-MG operation cost, the real-time electricity price is forecast by an adaptive learning algorithm. Therefore, the system profit is maximized by buying energy at low prices and selling it at high prices [49].




Figure 2.2: Typical reconfigurable topology of DC-MG. (a) Zonal DC-MG architecture. (b) Ring-bus based DC-MG.

The power availability and reliability of DC-MG can be improved by interconnecting with AC infrastructures via a AC/DC converter. In this way, either a hybrid AC/DC microgrid (H-MG) or an AC grid connection is established. As one of the most important devices to realize the interconnection of AC system and DC-MG [32], the SST can provide both AC and DC bus and has flexible voltage and power control. With the help of SST, the large-scale interconnection between DC-MG and AC infrastructures becomes possible and can be realized by zonal architecture. Focusing on the energy management system and coordination control of H-MG, many works have been done in existing literatures. In [50], a new structure of a interlinking converter composed of a converter in series with a static reactive power compensator, is proposed for H-MG and a new droop control method is accordingly developed for the proposed interlinking converter to regulate the fundamental active and reactive power flow, and a fast harmonic control is presented to improve the filtering characteristics. A comprehensive control scheme consisting of the outer loop of flexible power sharing control and the improved-robust inner loop control is developed in [51] to achieve flexible power sharing of distributed generations (DGs) and suppress external disturbances and uncertainties of the system model.

The thorough discussion of the state of the art of the DC-MG topologies and its main applications is summarized in Table 2.1, and the reported voltage levels are also involved. The typical applications of DC-MGs are shown in Figure 2.3.

Table 2.1 Overview of DC bus configuration and applications

DO	C bus configuration	Reported voltage levels (V)	Remarks	Applications
Single bus DC-MG	 Direct battery connection Single unipolar regulated bus Bipolar regulated bus 	12, 24, 48, 380 ±170, 340	 Uncontrollable voltage Unregulated battery charging Circulating current problem Only one bus voltage level 	Telecommunication
Multi-bus DC-MG	 Redundant bus configuration Multiple regulated bus SST-based MG 	48, 380 and higher	High reliability and flexibilityHigher power availabilityRegulated voltage and current	High efficiency households Renewable energy parks Hybrid ESS EV fast charging stations Maritime on-board power systems
Recon- figurable DC-MG	 Ring bus configuration Zonal DC-MG MTDC MG Interconnection between DC- and AC-MG (Hybrid-MG) 	24V and higher 380 and high 380 or high, and used for HVDC system	Better flexibility during faults and periodic equipment maintenance periods High reliability and redundant operation in case of faults Increased faults tolerance and power availability	

2.1.2 Leading causes and classification of voltage fluctuation

Different from AC systems, DC-MGs have no reactive power fluctuations, so the bus voltage becomes the only indicator for measuring the stability of DC-MG. The instability of DC bus

voltage threatens the stable operation of loads. Therefore, the main task of DC-MG is to maintain the stability of DC bus voltage, which can also be expressed as maintaining the energy balance between the 'source' terminal and the 'load' terminal. In DC-MG, power fluctuations, oscillations or sudden changes and the interaction between the converters connected to DC bus would lead to DC-BVF. Generally, connecting capacitors is a straightforward approach to suppress voltage fluctuations but would bring additional power losses and is limited by certain application scenarios with limited space, such as ship electrical systems [52]. At present, there are a lot of studies on the leading causes, classification, and mechanism analysis of DC-BVF. In this section, DC-BVF is reviewed according to timescales, frequency characteristics and generation mechanisms, and divided into the disturbance-type DC-BVF and the oscillation-type DC-BVF [53]. Table 2.2 summarizes the mechanism classification of DC-BVF.




Figure 2.3: Typical applications of DC-MG.

The low-frequency voltage fluctuations caused by the fluctuations/switching of loads/DGs and other factors are defined as disturbance-type DC-BVF. The corresponding phenomena are DC

bus voltage overshoots, low-frequency non-periodic oscillations and underdamped oscillations. The main reason for this type of DC-BVF is the imbalance between the input power and the output power on DC bus. In addition, there is a long-term fluctuation caused by factors such as the dynamic interaction between paralleled converters connected to DC bus, grid faults, harmonics and imbalances, which is referred to oscillation-type DC-BVF. The main reason for the oscillation-type DC-BVF is the changes in system characteristics.

In an islanded DC-MG, the interaction between converters, changes in control parameters and load fluctuations will affect system stability and even lead to system instability. Converters can be divided into bus voltage control units and output power control units. Certain power control units can be equivalent to constant power loads (CPLs) and their negative impedance characteristics introduce negative damping which can reduce the stability margin [54].

DC-BVF Disturbance-type DC-BVF Oscillation-type DC-BVF classification Load fluctuation • Dynamic interaction between paralleled Mechanism Fluctuation of DGs converters • Switch of load or DGs • Grid faults, harmonics, and imbalance Leading causes The power imbalance The change of system characteristics · Low-frequency underdamped oscilla- Voltage overshoot Phenomenon • Low-frequency non-periodic oscillation High-frequency underdamped oscilla-· Low-frequency underdamped oscillation tion

Table 2.2 Overview of DC-BVF classification

2.2 Review of Stabilization Control Methods in DC-MG

As the key to the integration of RES into DC-MG, power converters are replacing conventional synchronous generators (SGs) that contribute most of the inertia in the power system. Therefore, the lack of inertia may challenge the operation and control of modern power systems. On the other hand, load converters are generally controlled by high-bandwidth controllers and behave as CPLs whose negative impedance characteristics reduce system damping, decrease stability margin and even lead to voltage instability. To sum up, DC-MG is a typical inertia-less and poor-damping power system. An overview of existing stabilization control methods, which are mainly divided into three categories: passivity-based control methods, virtual inertia and damping control methods, and impedance-reshaping-based control methods, is described as follows.

2.2.1 Passivity-based control method

From the perspective of passivity theory, system passivity can be enforced by controlled active

damping impedances [55]. The DC voltage is indirectly stabilized by passivity-based control with the Brayton–Moser framework, and the series or parallel damping based solutions are used to solve the error dynamics issue [56]. A simplified parallel-damped passivity-based controller is proposed in [57] to maintain its robust output voltage regulation and a complementary PID controller is designed to remove the steady-state error. The classical linear controllers are simple to design and implement, but there are difficulties in dealing with the uncertainty of system parameters, and the right half-plane zero is ignored.

The passivity-based control (PBC), a kind of nonlinear control method, could achieve energy

shaping by a damping injection matrix and its control law can be easily implemented by using the structure property of physical systems [71]. The virtual damping injection is realized and the voltage regulation issue is addressed [19]. The port-controlled Hamiltonian (PCH) model describes the energy interaction between modeled systems and external environments via ports. The interconnection and damping assignment-passivity-based control (IDA-PBC) can achieve the active damping control of PCH systems by modifying the energy exchange and dissipation, and the transient response is improved [59-60]. It is worth noting that the arbitrary interconnection of IDA-PBC can remain stable since the passivity is preserved in the resulting system [70]. Based on the passivity theory, Ref. [58] proposes a nonlinear controller to change the energy dissipation property and enhance the voltage regulation ability against the variation of system parameters. The voltage stability challenge of DC-MG is addressed in [70] by applying the IDA-PBC method to the PCH model of a source-side converter. In [61], the IDA-PBC technique is utilized in the voltage outer loop and the damping performance is improved. In addition, an extra integral loop is used to eliminate the voltage error. The PCH model of a power electronics transformer is built in [62] and IDA-PBC is applied to address its voltage regulation issue. Adaptive IDA-PBC can also be used to solve the problem that the bidirectional DC converter (BiC) is non-minimum phase characteristic [63], but the model only considers the buck state. In [64], an improved IDA-PBC scheme is proposed to make the interconnection matrix adaptive. And the PCH model of a DC converter is established and the unique control equations are acquired. The IDA-PBC is utilized in [65] to ensure the stability of a cascaded system by using the Hamiltonian function, and the dynamic instability problem is solved. In [66], a boost converter is modeled as a PCH system and the damping performance is improved by an adaptive IDA-PBC method. Besides, an equivalent circuit is derived and control parameters are determined. In [67], a modified IDA-PBC is proposed to ensure the passivity property of an LC input filter-DC/DC converter system, considering the interaction between the LC filter and DC/DC

converter. Combined with the modified IDA-PBC, a nonlinear observer is presented in [68] to eliminate the steady-state error and reduce the number of sensors. In [69], an adaptive energy shaping control based on IDA-PBC is developed to guarantee the large-signal stability of power converters with an input filter.

Besides, some improved-PBCs have been developed. In [91], a robust-PBC strategy is presented to mitigate the instability effect of DC–DC boost converters in DC-MG, and a nonlinear disturbance observer is added and works in parallel with the PBC strategy to improve the control robustness against both line and load variations. From the viewpoint of data-driven control, a model-free approach which can set-up passive controllers and is purely based on measured data is proposed to guarantee stability in a deterministic way [92]. An adaptive-PBC strategy is proposed in [93] for buck-boost converters, and an immersion and invariance parameter estimator is introduced to guarantee global convergence and preserve asymptotic stability.

2.2.2 Virtual inertia and damping control

As more SGs are phased out and replaced by power converters, the entire power system becomes more inertia-less, which becomes a major concern for system stability and converter control [72]. In DC-MG, its inertia manifests the ability to prevent sudden changes in DC voltage [73]. More specifically, due to the presence of interface converters with fast response ability, the DC bus voltage may easily oscillate beyond the acceptable range, leading to generation tripping, undesired load shedding, or even system collapse [74]. This means that DC-MGs do not have sufficient inertia to stabilize the DC bus voltage. Therefore, inertia-emulation techniques have already been developed to tackle the issue of lacking inertia.

Originally, virtual inertia and damping control is proposed as virtual synchronous generators (VSGs) or virtual synchronous machines (VSMs) to solve the frequency stability of AC microgrids with a high penetration rate of RES. The basic concept is that, by emulating the moment of inertia of SGs, power converters (synchronverters) can exhibit the swing character and control the frequency within an acceptable range [75]. The inertial dynamics of virtual-synchronous-controlled doubly fed induction generator (DFIG) based wind turbines is investigated in [76]. Thus, DFIG based wind turbines can provide the desired inertial support for power grids. In [77], an oscillation damping approach for DGs is developed to control an inverter to behave like a SG and produce virtual inertia during a short operation time. A derivative control-based virtual inertia is introduced in [78], and the virtual inertia makes a considerable improvement in the initial overshoot response and damping characteristics of HVDC links.

However, none of the above work involves the solution of inertia reduction in DC-MGs. In DC-MGs, connecting capacitors is a straightforward approach but will bring additional power losses, and is limited by certain application scenarios with limited space [79]. In [80], a droop scheme is proposed so that DC sources can be coordinated together with the frequency of AC voltage, like SGs in conventional power systems. Through the AC/DC analogy, virtual inertia emulation techniques have been developed in DC-MGs. The virtual inertia of DC-MGs can be enhanced by the kinetic energy in rotors of permanent magnet synchronous generator based wind turbines, the energy stored in ESS and/or capacitors, and the energy from utility grids [74]. Therefore, the output power of converters can be changed in response to the DC bus voltage in the presence of power fluctuations [76, 81]. In [73], a virtual inertia control strategy for bidirectional grid-connected converters is proposed to enhance the inertia of DC-MGs and the parameter design is discussed. A VSG control strategy is introduced to dampen DC-side oscillations in a wide frequency range and enhance the inertia of DC networks [82]. Another idea is developed in [84], where inertia and damping are emulated by making the external characteristic of ESS interface converters have the charging and/or discharging conversion form of capacitors. In [83], a virtual capacitor control is proposed, which utilizes the energy storage capability of modular multilevel converters to attenuate voltage fluctuations of HVDC systems. By establishing the relationship between the inertia coefficient and the rate of change of voltage (RoCoV), the adaptive adjustment of virtual inertia is realized in [85] to improve system stability. Ref. [86] proposes a virtual inertia control (VIC) for photovoltaic arrays to enhance the inertia of a hybrid photovoltaic array-battery DC-MG. Virtual inertia matching method of parallel VSGs is proposed in [87] to ensure that the transition process remains synchronized. The VIC in previous works mentioned above only simulated the swing equation of SGs or the energy conversion form of capacitors to control the external characteristic of BiC, which is essentially a virtual capacitor control. Moreover, the output of inertia loop is the output voltage reference of BiC, which affects the static characteristics.

Therefore, new control strategies suitable for DC-MGs are needed and the concept of operating BiC of ESS as a DC machine is proposed in [88] to emulate rotor inertia and regulate DC bus voltage fluctuations. A similar concept of virtual DC machine (VDCM) is also developed in [89] to flexibly imitate the rotor inertia characteristics and alleviate voltage fluctuations. Its essence is the systematic combination of VIC, active damping control and virtual resistance control. However, this concept of VDCM is actually not clear, the controller structure and parameter design are complicated and the multi-parallel operation is not analyzed. In [90], the

droop curve swinging in response to transient voltage variations is proposed to provide the necessary inertia power and reduce RoCoV while sufficient damping cannot be ensured.

To sum up, virtual inertia controls have been developed for DC-MGs, but this technique is incomplete in both theoretical and practical regards, and the matching method and parameter design deserve further investigation by researchers and engineers.

2.2.3 Impedance-reshaping-based control method

The stability of DC-MGs can also be improved by impedance-reshaping based control methods, which will reshape the small-signal impedance characteristics to meet impedance stability criteria by parameter adjustment or additional control loops. It is found in [94] that the negative damping characteristic of the output impedance outside the voltage-loop bandwidth makes the traditional virtual resistance stability control fail to mitigate the DC-side oscillation. Therefore, a virtual phase-lead impedance stability control is proposed to correct the output impedance to a positive damping characteristic. Subsequently, a virtual positive damping reshaped impedance stability control is proposed in [95] to maintain a larger positive damping in a wider bandwidth regardless of the variation of DC cable length, which enhances the system stability at a low switching frequency. In [96], a coordinated reshaping control is proposed to simultaneously compensate for the high-frequency negative damping caused by grid impedances and control delay, improving system stability and maintaining the required control performance.

In DC-MGs, power electronic converters (PECs) with feedback loops may behave as CPLs, which have a negative input impedance. And the interaction between CPL and a poorly damped input *LC* filter could make the system prone to instability. In order to eliminate the negative impedance characteristic of CPLs, a feedforward technique is proposed in [100] to create a virtual *RC* impedance, which has only one variable that can be determined by the input filter parameters and is independent of the type of CPLs. As well as, a power adaptive parallel virtual impedance control is achieved in [97] for the load-side converter to improve the stability of a cascaded DC system, and the simplification of the compensation controller is made to be independent of the *LC* and control parameters, which is easy to implement and has high reliability. In addition, various stabilization dampers have been developed to address the instability caused by the interaction between the *LC* filter and CPL, which however would degrade the performance of the original *LC* input filter. In order to overcome this drawback, Ref. [98] proposed a *RLC* damper to stabilize DC-MGs while ensuring the performance of the *LC* input filter. Thus, a virtual *RLC* damper is implemented to avoid the power loss of a physical *RLC* damper.

The active damping solutions in [99] depend on reshaping the impedance of voltage source converters (VSCs) by injecting an internal-model-based active damping signal into the outer, intermediate and inner control loops of voltage-oriented VSC interfaces, and their effects on damping improvement and control performance are also presented. However, the injected stabilization signal may cause undesirable effects on the loads. In Ref. [102], virtual-impedancebased control strategies considering system stability and dynamic performance of load converters are proposed to connect a virtual impedance in parallel or in series with the load converter's input impedance, which is thereby reshaped in a small frequency range. Similarly, two impedance compensation methods are designed in Ref. [103] to enhance the stability of a dual active bridge-based ESS, including the stability-oriented optimization guideline for the feedback controller and the impedance shaping controller which solve the instability issues even under heavy load conditions. For CPLs under voltage mode control, two linear active methods are proposed to design feedforward loops for impedance modification [104]. In order to obtain the optimal performance for stabilization, an additional low-pass filter is designed and added in the feedforward loop, i.e., a larger stability margin can be achieved. Instead of changing the input impedance of CPLs, Ref. [101] proposes an active-damping method that stabilizes the system from the source-side converter to avoid the compromise between stability margin and load performance. A virtual resistance is built in the source-side converter and works around the resonant frequency of the LC input filter so that the Middlebrook's stability criterion can be met.

2.3 Review of Modelling and Stability Analysis Method

In order to figure out the oscillation mechanism and its influence, an appropriate framework for dynamic modeling and stability analysis is required. Therefore, the stabilization method can be proposed and improved. At present, three common modeling approaches are used for the small-signal stability analysis of power electronics systems: the impedance-model-based method, the state-space-model-based method, and the transfer-function-based method.

2.3.1 Impedance-model-based stability analysis methods

As an intuitive and effective dynamic representation of PECs, the impedance-based method can illustrate the LFO and evaluate the stability of modern power systems by Nyquist stability criterion [105]. The low-frequency interaction between source-side and load-side VSMs can be revealed by the generalized Nyquist criterion and the generalized inverse Nyquist criterion. The instability caused by the dynamic interaction between the source-side VSG and the load-side

VSM is investigated in [106], and it is found from impedance analysis that the impedance interaction violates the generalized Nyquist criterion and the load-side VSM behaves negative resistance. Thus current feedforward and voltage feedback controls can be designed for VSGs to reshape their impedance and mitigate the low-frequency interaction between a VSG and loadside VSM. Taking the coupling between the AC and DC dynamics into account, the hybrid AC-DC impedance model of a VSM is established in [107] to analyze the LFO mechanism, and a five-dimensional impedance stability criterion based on the established impedance model is proposed to estimate the system stability. The impedance modeling of directly power-controlled VSCs is discussed to study the stability of grid-integration [108]. After transformed into a positive-sequence impedance, the impedance matrix can be analyzed by using single-input single-output (SISO) Nyquist criteria, and the influences of control parameters and the shortcircuit ratio of power grids on the system stability are investigated. The mechanism of subsynchronous oscillation (SSO) in DFIG-based wind farms can also be revealed by the impedance-based analysis. In [109], the impedance model of a DFIG-based wind farm is represented as an *RLC* circuit to quantify the start-SSO condition. From the theoretical analysis results, the DFIGs (which behave as an inductance in series with a negative resistance) and the wind farm side VSC (which is regarded as a resistance–capacitance element) constitute an equivalent RLC resonance circuit with a negative resistance, and the negative damping leads to the SSO.

From the point of view of energy dissipation, the passivity-based stability analysis of impedance model can reveal the relationship between unstable resonances and the non-passivity property. The effects of different control loops and operating points in the dq frame on the passivity property are analyzed in [110] to assess the system stability in the frequency domain. On this basis, a virtual damping control method is then designed to guarantee passive regions over a wider frequency range. How the digital control delay affects the output impedance of a voltage source inverter and its system stability is studied in [111]. When the control delay is considered in the impedance model, a magnitude drop and a phase rise appear at the high-frequency region, resulting in an impedance mismatch between the grid and the voltage source inverter, and high-frequency oscillations.

In addition, the impedance-model-based method gives an intuitive insight into the physical sense of control parameters [112-114]. In [115], the output impedance model of the DC voltage control system is represented as a parallel *RLC* circuit to give intuitive physical implications of PI parameters, and a dynamic impedance ratio is introduced to obtain the generalized *RLC* parallel impedance model for stability analysis. However, the existing impedance model lacks a

systematic and intuitive insight into the internal roots of underdamped or instability factors and is essentially a black-box model [116]. The impedance nature of each control loops, especially the virtual inertia loop, is seldom understood to clarify the LFO mechanism in more complex DC systems. The relationship between potential instability factors and control loops/parameters cannot be identified intuitively.

2.3.2 State-space-model-based stability analysis method

As a global stability analysis method, the state-space-model-based approach can identify system stability regardless of the location of instability roots and thus has been widely used to analyze the stability of microgrids, VSC-HVDC, modular multilevel converter (MMC) based HVDC systems [123] and interconnected AC power systems with DC grids [124]. The harmonic instability of inverter-fed AC power systems is investigated in [117] by using state-space modeling, and eigenvalue-based stability analysis assesses the influence of controller parameters on harmonic instability. The detailed state-space model of a VSC-based MTDC system is presented in [118] to carry out the stability analysis and define the appropriate range of controller parameters. The interaction between VSC and DC power-flow controllers is further investigated in [119], and the impact of VSC controllers on MTDC grids is then discussed. In addition, the interaction modes in a VSC-based MTDC are systematically identified and classified in [120] based on aggregated participation factors, which provides a fundamental insight into understanding the system dynamics and serves as a framework for analyzing and mitigating such system-wide interactions. In [121], resonance instabilities in VSC-HVDC are investigated by representing this VSC-HVDC as a feedback interconnection of two subsystems. How the commonly used simplifications of the state-space model affect the stability assessment result is studied in [122]. Taking the aggregated effect of internal variables, the circulating currents and the associated control loops into account, an equivalent simplified state-space model of a gridconnected MMC is derived in [123] for stability analysis. In [124], the critical modes of interconnected AC/DC power systems are identified and their interactions with different typical system configurations and controllers are revealed by eigenvalue-based stability analysis. Besides, a modular nonlinear-state-space modelling methodology for power electronics systems is proposed in [150] with the purpose of equilibrium point computation, system-level eigenvalues analysis and nonlinear time-domain simulations. The above stability analysis process can also be applied to identify the oscillation modes of meshed-MTDC systems consisting of multiple power converters.

Based on the above analysis, the state-space model describes each variable of the system and

thus can provide insight into the leading causes of underdamped or unstable modes via participation and sensitivity analysis, and facilitates the derivation of sufficient conditions to guarantee the existence of equilibrium of DC-MGs. However, the state-space model is a white-box model in nature and requires complete system information, including hardware parameters and the control system. Its abstract form makes it difficult to intuitively clarify the mapping between the oscillation modes and the corresponding factors, which is requested by practical engineers.

2.3.3 Transfer-function-based stability analysis method

In order to avoid the multi-variable nature of stability analysis, research has been done to convert a multi-input multi-output (MIMO) model into a SISO model. Due to the advantages of simplicity, convenience in physical interpretation and the ability to identify the stability margin, the transfer-function-based stability analysis method has also been broadly used in stability analysis of power electronics systems. In [125], the equivalent SISO model of a VSC-HVDC system is deduced from its MIMO transfer function model by integrating the main circuit model and the interactive control loops, then an interpretation for the instability of VSC systems under weak AC grid conditions is given from the viewpoint of the coupling degree of different control loops. Similarly, the equivalent SISO model of a MIMO VSC-dominated power system can be used to analyze the mechanisms of voltage amplitude and phase dynamics in the current-control timescale [126], by reserving and converting the interactions between VSC's inner variables. Besides, this SISO equivalent method can also be used to quantitatively study the interaction of multi-VSCs. In [127], the converter-grid interconnection is first considered in MIMO systems which can be resolved into a SISO system with cascaded closed-loop transfer functions. Then the standard SISO Nyquist stability criterion can be applied to stability analysis and optimal design of controller parameters ensuring adequate stability margins [128]. Moreover, the transfer-function-based analysis method can reveal the effect of the interaction between the control loops on the power stability limits of the VSC connected to an AC-grid [129] and the maximum transferable power is assessed by power current sensitivity and affected by the controller parameters. Ref. [130] interprets the instability causes in view of a particular modal resonance within the VSC control, and an approximate multi-modal decomposition approach is adopted to quantify the extent of interaction by the incremental damping and frequency drift superimposed on each mode. It is found that a strong interaction between control loops would force the lower-frequency mode to move toward the decreased frequency and damping direction, while pushing the higher-frequency mode to go to the opposite direction. In Ref. [131], the dynamic characteristics of VSCs integrated with a weak grid are investigated on DC-link voltage control timescale. And the effects of grid strength, operating points and control loop interactions on the performance of VSCs are studied by employing eigenvalue analysis. Further, the dynamic interaction between multiple VSCs on the DC voltage control timescale has been highlighted in [132].

It is worth noting that the effect of grid strength is taken into consideration in the built MIMO small-signal model. However, it can be seen from the above overview that the SISO transfer-function-based stability analysis [125-130] does not include the effect of grid impedances.

2.4 Review of SoC Balance Method

Multi-parallel ESS is indispensable as the supporting energy source of DC-MG and battery cell are the widely used energy storage unit (ESU) [133]. The ESU parameter mismatches, such as various series resistance, different self-discharge rates, and uneven operation temperatures across ESU, result in significant divergences of SoC among ESUs. The unbalanced SoC leads to over-charge/-discharge and even explosion, degrades the utilization of some ESUs and shortens the operation lifespan of batteries [134]. Besides, the BiC is essential to connect ESS to the DC bus and realize the voltage conversion, making the multi-parallel ESS an inertia-less system. Hence, SoC balance is another issue in DC-MG except for the dynamic stability problem.

The SoC balance of ESUs deserves attention to avoid unexpected hazards, for instance, overheat and explosion. Thus several SoC balance strategies have been explored in many literatures. Based on the current-SoC droop concept, SoC balance for a series-connected battery system is achieved by an adaptive control algorithm [134]. In [135], the concept of "smart cell" is introduced to balance battery cells by using a MMC topology. A battery management system has been developed for the SoC balance of battery cells connected in series in ESU [136]. In addition, the SoC balance of ESUs also deserves attention to avoid unexpected hazards, for instance, over-heat and explosion. A hierarchical control is presented in [137] to equalize SoC at both cell level and ESU level by its modulation scheme for the duty cycle of switches. Refs. [138] and [139] add SoC information into the current deviation factor to modify the current reference and balance SoC of modular multilevel ESS, but this current correction method degrades the current regulation ability. Note that, the above methods focus on the series-connected ESS.

To address the SoC imbalance problem in multi-parallel ESS of DC-MG, the droop coefficient is adjusted by a PI controller according to the SoC level to achieve SoC balance [140], but the extra controller complicates the parameter design, makes the control complex and increases its difficulty in practical applications. Besides, SoC information can be incorporated into droop

coefficients in other forms to redistribute power and remove SoC divergences [141-144]. A distributed secondary level control has been designed in [141]. The SoC imbalance compensation alters the virtual droop resistance according to the difference between ESU SoC and the average SoC, while its defect is the non-adjustable SoC balance speed. The degree of SoC imbalance is added to the armature resistance in [142] to dynamically balance power and SoC simultaneously. And the SoC balance rate can be adjusted by an adjustment coefficient. The SoC information can also be embedded in the droop coefficient in the form of SoCⁿ and the load sharing speed can be adjusted by changing the exponent of SoC [143-144]. However, the droop coefficient is dependent on SoC and is very small in the initial stage, which may cause instability. An improved distributed cooperative control strategy adopting a hierarchical control structure is proposed in [145] for multi-parallel ESS, and the SoC convergence speed and accuracy can be adjusted by the introduced balance adjustment factor. A multi-agent-based distributed control is proposed for SoC balance in [146] where a SoC-based frequency-power droop is constructed by adding a SoC-related term to all units.

Solutions have been developed for SoC unbalance of multi-parallel ESS of DC-MG, but these methods mentioned above are theoretically incomplete, for example, lacking parameter optimization methods considering various variable constraints and stability constraints. Besides, most studies ignored the voltage support capability of ESS to improve system inertia and stability when balancing the SoC.

2.5 Summary

This chapter presents an overview of the development of DC-MGs, including aspects of hard-ware topologies, modelling methods, stability analysis methods, and stabilization controls. As well as, the leading causes of bus voltage fluctuations are summarized and classified. As an important element to maintain power balance, ESS is indispensable and the corresponding SoC balance methods are also reviewed.

Generally speaking, a single-bus DC-MG can be regarded as the basic unit of multi-bus and reconfigurable DC-MGs. The controllability and flexibility of PECs bring adaptability to different voltage levels, reliability and higher power availability, which makes it possible for DC-MGs to be broadly applied to various industrial applications, such as high-efficiency households and EV fast charging stations. In addition, the DC bus voltage is the only indicator to measure DC system stability, thus voltage fluctuations are categorized as disturbance-type and

oscillation-type DC-BVF, and their leading causes are summarized. As we all know, PEC regulated by a broadband control makes the DC-MG a typical inertia-less and poor-damping power system, thus destructing the system stability and even leading to voltage instability. To solve this issue, many stabilization control methods have been developed to improve system damping and enhance system inertia, inhibiting DC voltage oscillations and suppressing RoCoV. According to the control principle, these stabilization control methods are divided into three categories: passivity-based control methods, virtual inertia and damping controls, and impedance-reshaping-based control methods. Moreover, a proper framework for dynamic modeling and stability analysis is required to study the mechanism of voltage oscillations and the influence of circuit/control parameters. Therefore, this chapter also provides an overview of the main modeling and stability analysis methods, including impedance-model-based methods, state-space-model-based methods, and transfer-function-based methods.

On the other hand, the unbalanced SoC leads to over-charge/-discharge, degrades the utilization of some ESUs and shortens the battery lifespan. Thus, the SoC balancing method of ESS is also reviewed. According to the different connection methods of ESS, it is divided into the SoC balance algorithms for series-connected battery systems and for multi-parallel ESS.

In summary, suppression of LFO and stabilization mechanism analysis for DC-MGs are more complex research fields, and worth studying to promote the development of DC-MGs in industrial applications.

3 A Virtual Inertia and Damping Control to Suppress Voltage Oscillation in Islanded DC Microgrid

In conventional power systems, synchronous generators (SGs) autonomously slow down or speed up in accordance with the grid frequency. In this way, SGs release/absorb the energy to/from the power grid so that the power mismatch can be compensated partially. This effect is quantitatively evaluated by the per unit kinetic energy, which is defined as the power system inertia. In islanded DC microgrids (DC-MGs), its inertia manifests the ability to prevent sudden changes in DC voltage.

However, as the penetration levels of renewable energy sources (RES) grow, more SGs are phased out and replaced by power electronic converters, because RESs are normally coupled to power grids through power electronic devices without any rotational inertia. Thus the entire power system becomes more inertia-less. More specifically, due to the presence of interface converters with fast response ability, the DC bus voltage may easily oscillate beyond the acceptable range, leading to generation tripping, undesirable load shedding, or even system collapse. This means that islanded DC-MGs do not have sufficient inertia to stabilize the DC bus voltage. Therefore, developing various measures is necessary to improve the dynamic response.

This chapter studies the dynamic voltage support ability of energy storage systems (ESS) and proposes a virtual inertia and damping control (VIDC) strategy. Without modifications of system hardware, inertia can be synthesized by the energy stored in ESS to mitigate voltage oscillations caused by power disturbances. Taking advantage of the high energy density characteristics of batteries, virtual inertia power and damping power are provided for ESS without increasing system cost and complexity, since only the dynamic output characteristics are affected by changing the control loop to compensate for the transient power disturbances. Generally, the power disturbance is much smaller than the load power under normal operation and ESS is always necessary in islanded DC microgrids (DC-MGs) for voltage regulation, so the capacity of ESS need not to be changed. It is worth noting that the proposed VIDC strategy is derived based on the physical model of DC machines, instead of the swing characteristics of synchronous generators (SGs). The concept, implementation, stability analysis, inertia matching

method of the VIDC strategy and parameter design are studied. In addition, based on the principle of equivalent DC machines, it is easier to achieve inertia matching of multi-parallel bidirectional DC (bi-DC) converters controlled by VIDC. The content of this chapter has been published in "*IEEE transaction on energy conversion*" [M6].

3.1 Topology of the Studied DC-MG and its Simplification

From Figure 1.1, a simple islanded DC-MG system studied in this chapter is obtained as shown in Figure 3.1. It composes of a group of renewable energy source (RES), an ESS (i.e. battery) and multiple constant power loads (CPLs). The structure of the bi-DC converter that applied in both the RES and the ESS is shown in Figure 3.2(a). The dual loop control strategy is applied for the ESS control, while the constant power control strategy (where only the current inner loop is reserved) is applied for the RES. The structure of the buck convertor for the CPLs is shown in Fig. 3.2(b). The buck converter attaching to a resistor R also adopts a dual loop control strategy. It regulates its output voltage to simulate a CPL and P_{const} is its consuming power. The corresponding parameters of the above convertors are shown in Table 3.1. The DC voltage source v_s serves as the power source of ESS. i_m is the output current of the source. i_{out} and v_{out} are the output current and output voltage of the bi-DC converter. $Z_s = R_s + sL_s$ is the input filter inductor of bi-DC converter and C_{out} is the output capacitor of bi-DC converter. L_f and R_f are the output filter inductor of buck converter and its parasitic resistance. C_{in} is the input capacitor of buck converter and C_f is the output capacitor of buck converter.




Figure 3.1: Topology of the studied DC-MG in islanded mode.

The state equation of the bi-DC converter and the steady-state operating point equation are shown in (3.1) and (3.2). When the loss of the switching network is neglected, the switching network in the bi-DC converter can be replaced by an ideal transformer. In this case, the switching cycle average model of bi-DC converter can be obtained in Figure 3.3(a). Based on (3.2), the ratio of the ideal transformer is d^* :1. The superscript "represent the physical quantity of

the primary side derived to the secondary side. At this time, the simplified circuit can be obtained and shown in Figure 3.3(b) where $\Delta v'_s = (\Delta v_s + V_{\text{out}} \Delta d^*)/d^*$, $Z_s' = Z_s/d^{*2}$ and $\Delta i'_m = \Delta i_m d^*$. And d is the duty and $d^* = 1 - d$.

$$\begin{cases} L_{\rm s} \frac{\mathrm{d}\Delta i_{\rm m}}{\mathrm{d}t} = \Delta v_{\rm s} - d^* \Delta v_{\rm out} + V_{\rm out} \Delta d^* - R_{\rm s} \Delta i_{\rm m} \\ C_{\rm out} \frac{\mathrm{d}\Delta v_{\rm out}}{\mathrm{d}t} = d^* \Delta i_{\rm m} - I_{\rm out} \Delta d^* - \Delta i_{\rm out} \end{cases}$$
(3.1)

$$\begin{cases}
L_{\rm s} \frac{\mathrm{d}I_{\rm m}}{\mathrm{d}t} = V_{\rm s} - d^*V_{\rm out} - R_{\rm s}I_{\rm m} \\
C_{\rm out} \frac{\mathrm{d}V_{\rm out}}{\mathrm{d}t} = d^*I_{\rm m} - I_{\rm out}
\end{cases}$$
(3.2)




Figure 3.2: Circuit of DC converter. (a) bi-DC converter. (b) Buck converter.




Figure 3.3: The simplified model of bi-DC converter (a) Switching cycle average model. (b) Simplified circuit of bi-DC converter.

Subsystem	Parameters	Magnitude
	Input voltage v_s	100 V
Bidirectional DC	Input filter inductor L_s/R_s	$5 \text{ mH/}0.01 \Omega$
converter	Capacitance C_{out}	3000 μF
	Switching frequency	10 kHz
	Load voltage vout_buck	100 V
	Load power $P_{\text{const}}(R)$	$2000~\mathrm{W}(5\Omega)$
Buck converter	Input capacitance C_{in}	1200 μF
	Filter inductor $L_{\rm f}/R_{\rm f}$	$4 \text{ mH/}0.01 \Omega$
	Output capacitance $C_{\rm f}$	1000 μF
	DC bus voltage $v_{\rm dc_bus}$	300 V
DC bus	DC bus capacitance C_{bus}	3000 μF
	=	•

 $0.01~\Omega/0.1~mH$

Line impedance $R_{\text{line}}/L_{\text{line}}$

Table 3.1 System parameters of the studied DC-MG

3.2 Inertia Source in DC-MG and VIDC Strategy

3.2.1 Inertia source analysis in DC-MG

1) DC Machine: The DC machine model is shown in Figure 3.4(a). v_f , i_f and R_f are excitation voltage, excitation current, and field winding resistance, respectively. The equivalent circuit equation, torque balance equation and power balance equation are in (3.3) and (3.4). E, R_{a_m} , i_{out_m} and v_{out_m} are the internal potential, the winding resistance, the output current and the output voltage of the armature winding. D_{damp} and J_{dc} are damping coefficient and inertia coefficient. ω is the rotor speed and ω_{on_m} is its rated value. C_{T_m} and φ_m are torque coefficient and magnetic flux. P_m and P_{e_m} are mechanical power and electromagnetic power, respectively; and T_m and T_{e_m} are mechanical torque and electromagnetic torque, respectively. v_{on} is the rated output voltage. It can be found in (3.4b) that when the DC machine is disturbed, rotor compensates the power difference by absorbing or releasing kinetic energy, suppressing the fluctuation of v_{out} .

$$\begin{cases} v_{\text{out_m}} = E - R_{\text{a_m}} i_{\text{out_m}} \\ E = C_{\text{T m}} T_{\text{e}} = C_{\text{T m}} \varphi_m \omega \end{cases}$$
 (3.3)

$$T_{\rm m} - T_{\rm e_m} - D_{\rm damp} \left(\omega - \omega_{\rm on_m}\right) = J_{\rm dc} \frac{{\rm d}\omega}{{\rm d}t} \tag{3.4a}$$

$$\begin{cases} P_{\rm m} - P_{\rm e_{\rm m}} - \frac{\omega_{\rm on_{\rm m}} D_{\rm damp}}{C_T \varphi} (E - v_{\rm on}) = \frac{\omega_{\rm on_{\rm m}} J_{\rm dc}}{C_T \varphi} \frac{d(E - v_{\rm on})}{dt} \\ P_{\rm d} = \frac{\omega_{\rm on_{\rm m}} D_{\rm damp}}{C_T \varphi} (E - v_{\rm on}) \\ P_{\rm iner_{\rm m}} = \frac{\omega_{\rm on_{\rm m}} J_{\rm dc}}{C_T \varphi} \frac{d(E - v_{\rm on})}{dt} \end{cases}$$
(3.4b)

$$P_{e_{m}} = \omega T_{e_{m}} \approx \omega_{\text{on}_{m}} T_{e_{m}}$$
 (3.4c)




Figure 3.4: Inertia mapping between the DC machine and capacitor. (a) DC machine model. (b) DC capacitor.

2) *DC Capacitor:* The power balance at the DC capacitor is shown in Figure 3.4(b) and can be expressed in (3.5).

$$P_{\rm in} - P_{\rm out} = C_{\rm out} v_{\rm out} \frac{\mathrm{d}v_{\rm out}}{\mathrm{d}t} \approx C_{\rm out} V_{\rm dcn} \frac{\mathrm{d}v_{\rm out}}{\mathrm{d}t}$$
 (3.5)

where $P_{\rm in}$ is the power output from the converter; $P_{\rm out}$ is the power injected into the DC-MG; $v_{\rm out}$ is the DC output voltage; $V_{\rm dcn}$ is the rated value of DC output voltage; $C_{\rm out}$ is the DC capacitor. When the DC-MG operates in a steady state, the DC voltage maintains constant, $P_{\rm in}=P_{\rm out}$. Suppose that $P_{\rm out}$ changes by $\Delta P_{\rm out}$, the unbalanced power will cause $C_{\rm out}$ to discharge or charge. When $C_{\rm out}$ is large enough, the change rate and deviation of $v_{\rm out}$ can be reduced. Limited by the actual capacity of $C_{\rm out}$, the inertia of DC-MG is small, and the DC voltage might fluctuate drastically.

The inertia mapping between DC machine and DC capacitors is shown in Figure 3.4. The inertia constant of the DC machine $H_{\rm r}$ is defined as the ratio of the kinetic energy in the rotating masses $(J_{\rm dc}\cdot\omega_{\rm on}^2/2)$ to its rated power $S_{\rm base}$. Similarly, the inertia constant of the capacitor $H_{\rm c}$ can be defined as the ratio of the electrical energy stored in the capacitor $(C_{\rm out}\cdot v_{\rm out}^2/2)$ to its rated power $S_{\rm base}$.

3.2.2 VIDC concept model and its implementation

Considering the potential inertia supply ability of ESS, a VIDC strategy for bi-DC converter is proposed based on the voltage inertia characteristics of the DC machine and capacitors. The physical nature of this control is to properly regulate ESS to release or absorb energy in the same way as the rotors of DC machine and capacitors do, and connect a virtual resistance in series with the output port, then alleviate the DC bus voltage oscillation. By comparing (3.4) and (3.5), the control equation is shown in (3.6).

$$\begin{cases} P_{\text{vm}} - P_{\text{e}} - \frac{D_{\text{d}}\omega_{\text{on}}}{C_{\text{T}}\varphi} (v_{\text{vir}} - V_{\text{dcn}}) \approx \frac{\omega_{\text{on}}J_{\text{vir}}}{C_{\text{T}}\varphi} \frac{d(v_{\text{vir}} - V_{\text{dcn}})}{dt} \\ P_{\text{vd}} = \frac{D_{\text{d}}\omega_{\text{on}}}{C_{\text{T}}\varphi} (v_{\text{vir}} - V_{\text{dcn}}) \\ P_{\text{iner}} = \frac{\omega_{\text{on}}J_{\text{vir}}}{C_{\text{T}}\varphi} \frac{d(v_{\text{vir}} - V_{\text{dcn}})}{dt} = C_{\text{vir}}V_{\text{dcn}} \frac{d(v_{\text{vir}} - V_{\text{dcn}})}{dt} \end{cases}$$
(3.6a)

$$P_{\rm e} = \omega_{\rm vir} T_{\rm e} = i_{\rm out} v_{\rm out} \tag{3.6b}$$

$$\begin{cases} v_{\text{out}} = v_{\text{vir}} - R_{\text{a}} i_{\text{out}} \\ v_{\text{vir}} = C_{\text{T}} \varphi \omega_{\text{vir}} \end{cases}$$
 (3.6c)

where V_{den} is the rated output voltage of bi-DC converter. P_{vm} is the input power of converter, which includes P_{vd} (the virtual damping power), P_{e} (the output electromagnetic power) and P_{iner}

(the virtual inertia power). J_{vir} is the introduced inertia coefficient of VIDC and C_{vir} is the equivalent virtual capacitor. D_{d} is the virtual damping coefficient. v_{vir} is the virtual internal potential in the VIDC strategy, emulating E of DC machine. R_{a} is a virtual resistance. The physical significance of (3.6) is to transform the relationship between the torque balance and ω_{vir} into the relationship between the power balance and v_{vir} , and it also reflects the inertia and damping characteristics of the bi-DC converter. When there exists power mismatch, the virtual (static) rotor C_{vir} can suppress the voltage oscillation by absorbing or releasing power. The damping power P_{vd} is provided until the power balance is achieved again. The VIDC concept model could be derived in Figure 3.5(a).




Figure 3.5: Concept model and block diagram of VIDC strategy. (a) Concept model. (b) Control block diagram. (c) Virtual inertia and damping emulation part.

Based on the VIDC concept model in Figure 3.5(a), the analogy between DC machine and the bi-DC converter control system is shown in Table 3.2. The energy of the DC machine is provided by the prime mover, while the inertia power and the damping power of the bi-DC converter come from ESS, and the input filter imitate the excitation winding. The introduction of virtual inertia J_{vir} is equivalent to connecting a virtual capacitor C_{vir} in parallel on the converter output side, which is regarded as the virtual (static) rotor of the bi-DC converter, providing inertia of smoothing voltage fluctuation. R_a is an adjustable parameter that mimics armature winding resistance (the loss of the switching network). D_d is equivalent to a controlled current source i_{vir} , simulating the friction effect. When the voltage rises, the virtual damping current source i_{vir} absorbs the surplus power, and vice versa. Besides, bi-DC converters controlled by VIDC can operate in generator or motor mode, as DC machine can do.

Table 3.2 Analogy between DC machine and VIDC

Physical meaning	DC Machine	Proposed VDCM	
Mechanical power	Primary motor	ESS	
Moment of inertia	Rotor (J_{dc})	$C_{ m vir}\left(J_{ m vir} ight)$	
Damping source	The friction (D_{damp})	$i_{ m vir}\left(D_{ m d} ight)$	
Armature winding	$R_{ m a_m}$	$R_{ m a}$	
Excitation winding	$R_{ m f}$	$R_{ m s}$	
Angular velocity	ω	$\omega_{ m vir}$	
Output voltage	$v_{ m out_m}$	${oldsymbol{\mathcal{V}}_{ ext{out}}}$	
Excitation constant	$C_{ extsf{T_m}}\cdot arphi_{ ext{m}}$	$C_{\mathrm{T}}{\cdot} arphi$	

Virtual DC machine control has been proposed in [88] to operate bi-DC converter of ESS as DC machine to achieve rotor inertia emulation and regulate the DC bus voltage fluctuations. However, the controller structure and parameters design are complicated and the multi-parallel operation is not analyzed. Besides, the output of the inertia loop is the output voltage, which impact the static characteristic. Different from [88], the rated value of output voltage is added into the VIDC, thus, it only acts in the transient process with a better control performance, the static characteristic (i.e. voltage regulation and power sharing) would not be affected.

The diagram of the VIDC strategy for bi-DC converter is shown in Figure 3.5(b), including restoring part (voltage outer loop, $G_v(s)=k_{vp}+k_{vi}/s$), current inner loop ($G_i(s)=k_{ip}+k_{ii}/s$), and inertia and damping emulation part which includes mechanical part (Eq. 3.6(a-b)) and electrical part (Eq. 3.6(c)).

Voltage restoring part: The objective of restoration controller is to restore v_{out} to its reference value v_{ref} . In the restoring part, a PI controller $G_v(s)$ is adopted to generate deviation power ΔP_e using the error defined between v_{out} and v_{ref} . Due to $G_v(s)$, v_{out} would always track its reference

value v_{ref} , which means the steady-state error can be eliminated, achieving the voltage restoration. The summation of ΔP_{e} and the feedback power P_{e} form P_{vm} , i.e. the input signal for VIDC.

VIDC loop: As shown in Figure 3.5(c), the VIDC loop consists of two parts: the virtual inertia control loop (mechanical part) and the armature winding emulation part (electrical part). (1) In the mechanical part, the virtual speed ω_{vir} of the (static) rotor C_{vir} is controlled according to the power balance equation, achieving the inertia and damping emulation. And its output is the virtual speed ω_{vir} , i.e. the input signal for the electrical part. (2) In the electrical part, the virtual internal potential v_{vir} is derived and then the output current reference value $i_{\text{o_ref}}$ is obtained according to the armature winding circuit equation. $k=V_{\text{dcn}}/V_{\text{s}}$ is introduced to achieve the conversion between output current and input current $i_{\text{m_ref}}$ (namely, the reference value of the current inner loop).

Current inner loop: The objective of current inner loop is to restore i_m to its reference value i_{m_ref} . In this part, a PI controller $G_i(s)$ is adopted to generate the duty ratio, using the error defined between i_m and i_{m_ref} . Due to the existence of $G_i(s)$, the actual value of i_m would always track its reference value i_{m_ref} , which means the steady-state error of current can be eliminated and the output voltage can be controlled indirectly.

The control system dynamic response is affected by $J_{\rm vir}$ and $D_{\rm d}$ which provide extra freedom degrees. The VIDC loop is equivalent to connect an adjustable capacitor and controlled current source in parallel at the output side of the converter, and $R_{\rm a}$ is a virtual resistance in series with the output port. Assuming that $P_{\rm vm}$ changes by $\Delta P_{\rm vm}$, the unbalanced power will be compensated by three parts:

$$\Delta P_{\rm vm} = \Delta P_{\rm vd} + \Delta P_{\rm iner} + C_{\rm out} V_{\rm dcn} \frac{\mathrm{d} v_{\rm out}}{\mathrm{d} t}$$
 (3.7)

As can be seen from (3.7), $\Delta P_{\rm vm}$ can be balanced by $\Delta P_{\rm vd}$, $\Delta P_{\rm iner}$ and the power from capacitor $C_{\rm out}$. Since $\Delta P_{\rm vd}$ and $\Delta P_{\rm iner}$, which is from ESS, are able to take on most unbalanced power, the power from $C_{\rm out}$ will be reduced, i.e. for the same $\Delta P_{\rm vm}$, the change rate and deviation of the $v_{\rm out}$ can be reduced, and the inertia and damping of DC-MG are improved.

3.2.3 Droop control for multi-parallel operation

To achieve multi-parallel operation of bi-DC converters, droop control is added in outer loop, as shown in Figure 3.6(a) and (b). v_{max} , v_{min} , $i_{\text{m_max}}$, and $i_{\text{m_min}}$ are the maximum and minimum values of v_{out} , the maximum discharge current and the maximum charge current of ESS, respectively. And R_{d} is the droop coefficient. The V-I droop control equation is shown in (3.8). Current

sharing between bi-DC converters is inversely proportional to R_d . As shown in Figure 3.6(c), due to the imbalance in the voltage drop across the line resistance, a circulating current would form between the bi-DC converters, which affects the even power sharing. Circulating current Δi_{cir} can be calculated by (3.9). This chapter focuses on the problem of voltage fluctuations, and the suppression method of circulating current is not discussed in detail.




Figure 3.6: Droop control and circulating current analysis. (a) Concept model. (b) Control block diagram (c) Equivalent circuit.

$$v_{\text{out}} = v_{\text{ref}} = V_{\text{dcn}} - R_{\text{d}}i_{\text{m}} \tag{3.8}$$

$$\Delta i_{\rm cir} = \frac{R_{\rm line2} - R_{\rm line1} R_{\rm d2} / R_{\rm d1}}{R_{\rm line1} + R_{\rm line2}} i_{\rm out2}$$
(3.9)

3.3 Small Signal Model and Dynamic Characteristic Analysis of the VIDC Strategy

To study the relationship between v_{out} and power demand, the small signal model of the bi-DC converter is established. Neglecting the energy loss, there is:

$$v_{\rm m}i_{\rm m} = v_{\rm out} \left(i_{\rm out} + C_{\rm out} \frac{{\rm d}v_{\rm out}}{{\rm d}t}\right) \tag{3.10}$$

The relation between $\Delta i_{\rm m}$ and $\Delta i_{\rm out}$ is expressed as:

$$\frac{\Delta i_{\text{out}}(s)}{\Delta i_{\text{m}}(s)} = \frac{V_{\text{s}}}{V_{\text{den}}} = A_{\text{i}}(s)$$
(3.11)

From (3.6b), the small signal model of ΔT_e is obtained:

$$\Delta T_{\rm e} = \frac{I_{\rm out}}{\omega_{\rm on}} \Delta v_{\rm out} + \frac{V_{\rm out}}{\omega_{\rm on}} \Delta i_{\rm out} - \frac{V_{\rm out}I_{\rm out}}{\omega_{\rm on}^2} \Delta \omega$$
 (3.12)

Based on (3.10), (3.11), (3.12) and Figure 3.5, the small signal model of the bi-DC converter control system can be obtained, as shown in Figure 3.7. K_{pwm} is the equivalent gain of pulse width modulator (PWM). Δi_{out} affects Δv_{out} through three loops. The transfer function of Δv_{out}

and Δi_{out} can be split into three parts:

$$TF(s) = \frac{\Delta v_{\text{out}}}{\Delta i_{\text{out}}} = TF_{\text{lp1}}(s) + TF_{\text{lp2}}(s) + TF_{\text{lp3}}(s)$$
 (3.13)

The transfer functions of these three loops are derived as:

$$TF_{\rm lp1}(s) = \frac{V_{\rm dcn}k \cdot C_{\rm T}\varphi \cdot T_{\rm iv}(s) \cdot T_{\rm vi}(s)}{\omega_{\rm on}(R_{\rm a} + k \cdot H_{\rm vir} - k \cdot C_{\rm T}\varphi \cdot T_{\rm iv}(s)T_{\rm vi}(s))} = -TF_{\rm lp2}(s) \tag{3.14a}$$

$$TF_{\text{lp3}}(s) = \frac{\Delta v_{\text{out}}}{\Delta i_{\text{out3}}} = -\frac{T_{\text{vi}}(s)A_{\text{i}}(s)}{1 - T_{\text{iv}}(s) \cdot T_{\text{vi}}(s)}$$
(3.14b)

where $T_{vi}(s)$, $T_{iv}(s)$ $G_{vd}(s)$, $G_{isd}(s)$ and $H_{vir}(s)$ are in (3.15) and (3.16). The influences of Δi_{out1} and Δi_{out2} on the Δv_{out} can cancel each other out as shown in (3.14a). Thus, $TF(s)=TF_{1p3}(s)$. The physical significance of TF(s) is to reflect how v_{out} will change when the output current i_{out} suddenly increases or decreases. As is known to all, i_{out} is relevant to the power demand of the DC-MG and decided by the power consumption of the loads and the output power of RES and ESS.




Figure 3.7: Small signal model of the bi-DC converter control system.

$$G_{\text{vd}}(s) = \frac{\Delta v_{\text{out}}}{\Delta d} \Big|_{\Delta v_{\text{s}} = 0, \Delta i_{\text{out}} = 0} = \frac{-i_{\text{m}}(R_{\text{s}} + sL_{\text{s}}) + (1 - d)v_{\text{out}}}{s^{2}L_{\text{s}}C_{\text{out}} + sR_{\text{s}}C_{\text{out}} + (1 - d)^{2}}$$
(3.15a)

$$G_{\text{isd}}(s) = \frac{\Delta i_{\text{m}}}{\Delta d} \Big|_{\Delta \nu_{\text{s}} = 0, \Delta i_{\text{out}} = 0} = \frac{s C_{\text{out}} \nu_{\text{out}} + (1 - d) i_{\text{m}}}{s^2 L_{\text{s}} C_{\text{out}} + s R_{\text{s}} C_{\text{out}} + (1 - d)^2}$$
(3.15b)

$$\begin{cases} T_{\text{vi}}(s) = -(T_{\text{vT}}(s) \cdot T_{\text{v}\omega}(s) - 1) \frac{k}{R_{\text{a}}} \\ T_{\text{vT}}(s) = -\frac{2I_{\text{out}} + V_{\text{dcn}}G_{\text{v}}(s)}{\omega_{\text{on}}} \\ T_{\text{v}\omega}(s) = \frac{\omega_{\text{on}}^2 H_{\text{vir}}(s)}{\omega_{\text{on}}^2 + H_{\text{vir}}(s)I_{\text{out}}V_{\text{dcn}}} \end{cases}$$
(3.15c)

$$T_{iv}(s) = \frac{G_{i}(s)G_{vd}(s)}{V_{den} + G_{i}(s)G_{isd}(s)}$$
(3.15d)

$$H_{\rm vir}(s) = \frac{1}{s/J_{\rm vir} + D_{\rm d}} \tag{3.16}$$




Figure 3.8: Zero and dominant poles distribution of TF(s). (a) Arrow direction: J_{vir} changing from 0.05 to 10. (b) Arrow direction: D_d changing from 0.05 to 10.

Figure 3.8 shows the zeros and dominant poles distribution of TF(s). The symbol "×" represent poles. The symbol "o" represents zero. It can be observed that the pair of poles in the red circle are far away from the point (0,0) in Figure 3.8 and almost stay constant when J_{vir} or D_d changes. Besides, there is a pair of zeros near this pair of poles, which constitutes dipoles with this pair of poles and neutralizes the influence of this pair of poles. Hence, their influence can be neglected. In Figure 3.8(a), the oscillation frequency firstly increases and then decreases with J_{vir} increasing. When J_{vir} =6, the system becomes overdamped. After that, the dominant poles become two negative real roots. One pole gradually moves away from the imaginary axis, and the other one moves toward the imaginary axis but will not cross the imaginary axis, becoming the only dominant pole. The time constant and the system inertia increase with J_{vir} increasing. The same trend with D_d increasing can be observed in Figure 3.8(b). There is only one pair of dominant poles, which means the high-order system can be estimated by the performance indices of a 2nd-order system.

3.4 Parameter Design

3.4.1 Design of voltage outer loop and current inner loop

With a large control bandwidth, the current loop provides fast tracking performance of i_{out} . The voltage loop ensures accurate reference tracking, with a much slower dynamic response than the current loop. Small signal models of current loop and voltage loop are in Figure 3.9(a) and Figure 3.9(b), respectively. The cut-off frequency of the current loop f_{cc} should be no greater than one-tenth of the switching frequency f_s . Considering $K_{PWM}=1$, there is:

$$\left|G_{i}(s)K_{\text{pwm}}G_{i\text{sd}}(s)\right| = 1 \tag{3.17}$$

The bode diagram of current loop is shown in Figure 3.9(c). k_{ip} is chosen as 5 with f_{cc} =636.9Hz and phase margin (PM)=91.1°.

As for the voltage loop, the cut-off frequency f_{cv} should be no greater than one-tenth of f_{cc} to mitigate the coupling between voltage loop and current loop. The phase margin (PM) is designed to be no smaller than $\pi/4$. Since the bandwidth of the voltage loop is much lower than the current loop, the current loop could be simplified to $K_c=1$ while designing voltage loop. $H_c(s)$ is the sampling loop and equivalent to 1. Then there is:

$$|H_{c}(s)G_{v}(s)K_{c}H_{out}(s)|_{s=j2\pi f_{cv}} = 1$$
 (3.18a)

$$\angle H_{c}(s)G_{v}(s)K_{c}H_{out}(s)|_{s=j2\pi f_{cv}} \ge -\frac{3}{4}$$
 (3.18b)

$$H_{\text{out}}(s) = \frac{\Delta v_{\text{out}}}{-\Delta i_{\text{out}}} \Big|_{\Delta v_{\text{s}} = 0, \Delta d = 0} = \frac{R_{\text{s}} + sL_{\text{s}}}{s^{2}L_{\text{s}}C_{\text{out}} + sR_{\text{s}}C_{\text{out}} + (1 - d)^{2}}$$
(3.18c)

 $H_{\text{out}}(s)$ is the open loop output impedance of bi-DC converter.

The bode diagram of the voltage loop is shown in Figure 3.9(d). k_{vp} and k_{vi} are chosen as k_{vp} =0.3, k_{vi} =50 with f_{cv} =52.7Hz and phase margin (PM)=66.4°.




Figure 3.9: Small signal model and Bode diagram. (a) Small signal model of current loop. (b) Small signal model of voltage loop. (c) Bode diagram of current loop. (d) Bode diagram of voltage loop.

3.4.2 Parameters design of VIDC

The rated output voltage $V_{\rm dcn}$ is 300V, the rated current $I_{\rm on}$ is 20A, and the virtual internal potential $v_{\rm vir}$ =325V. The virtual resistance $R_{\rm a}$ =($v_{\rm vir}$ - $V_{\rm dcn}$)/ $I_{\rm on}$ =1.25 Ω . $\omega_{\rm on}$ is chosen as 314rad/s, then $C_{\rm T}$ - φ is chosen as 0.955. $J_{\rm vir}$ and $D_{\rm d}$ are selected according to the requirements of the dynamic characteristic.

When the VIDC regulator is designed, the unity gain block represents the closed-loop gain of current loop with the large bandwidth. The voltage loop with a small bandwidth has slow dynamic response and cannot be ignored. To simplify the parameter design process, a simplified

model of the proposed VIDC strategy is proposed in Figure 3.10. The detailed transfer functions $T_{\rm d}(s)$ can be obtained in (3.19) which is a 2nd-order system. $k_1 = I_{\rm out} V_{\rm dcn}/\omega_{\rm on}$, $k_2 = V_{\rm dcn}/(\omega_{\rm on} R_{\rm load})$ and $k_3 = V_{\rm dcn}/\omega_{\rm on}$, $g = R_{\rm load}/(R_{\rm load} - R_{\rm a})$ and $K = C_{\rm T} \cdot \varphi$. Its physical meaning is to reflect dynamic characteristic of $v_{\rm out}$ when $i_{\rm out}$ changes suddenly. Thus, several important performance indices in 2nd-order system for can be used to evaluate dynamic.




Figure 3.10: Simplified 2nd-order model of the bi-DC converter control system

$$T_{\rm d}(s) = \frac{\Delta v_{\rm out}}{\Delta i_{\rm out}} = \frac{k_3 \cdot g \cdot K \cdot \omega_{\rm on} \cdot s}{\omega_{\rm on}/J_{\rm vir} \, s^2 + \left[(D_{\rm d} + k_1)\omega_{\rm on} + g \cdot K \left(k_2 \omega_{\rm on} + 2I_{\rm out} + V_{\rm dcn} k_{\rm vp} \right) \right] s + gKV_{\rm dcn} k_{\rm vi}}$$
(3.19)

Based on (3.19), damping ratio ξ and the natural oscillation frequency ω_n of the system can be derived as (3.20).

$$\omega_{\rm n} = \sqrt{\frac{J_{\rm vir}gKV_{\rm dcn}k_{\rm vi}}{\omega_{\rm on}}}$$
 (3.20a)

$$\xi = \frac{J_{\text{vir}}(D_{\text{d}} + k_1)\omega_{\text{on}} + gK(k_2\omega_{\text{on}} + 2I_{\text{out}} + V_{\text{dcn}}k_{\text{vp}})}{\omega_{\text{on}}}$$
(3.20b)

The voltage response may also be evaluated by the overshoot σ , which can be derived as shown in (3.21).

$$\sigma = \exp(-\frac{\pi\xi}{\sqrt{1-\xi^2}})\tag{3.21}$$

Additionally, the settling time t_s (time for entering the 2% quasi-steady-state error band) is normally used to evaluate the dynamics of voltage regulation, which can be derived as (3.22).

$$t_{s} = \begin{cases} \frac{4}{\xi \omega_{n}}. & \xi < 1\\ -\frac{3}{\text{real}(\lambda_{2})}, & \xi > 1 \end{cases}$$
(3.22)

Based on (3.20)–(3.22), the relationships between various performance indices and control parameters (J_{vir} and D_d) are demonstrated in Figure 3.11. In Figure 3.11(a), the increasing of D_d leads to damping ratio increasing. When in overdamped state, the system can be equivalent to

the 1st-order system, meanwhile the system inertia increases gradually with the $J_{\rm vir}$ increasing, In Figure 3.11(b), $\omega_{\rm n}$ is mainly related to the parameter $J_{\rm vir}$, and gradually increases with $J_{\rm vir}$ increasing. This can be used to guide the designer in how to avoid voltage resonance. In Figure 3.11(c), voltage overshoot σ can well be attenuated by a large value of $D_{\rm d}$ or $J_{\rm vir}$. Although being effective in attenuating the voltage overshoot and oscillation, high system inertia will inevitably slow down the dynamics of voltage regulation and extend the voltage restoration process when in overdamped state, as evidenced by Figure 3.11(d). Theoretically, $D_{\rm d}$ and $J_{\rm vir}$ should be designed according to the comprehensive requirements of the performance indices in (3.20)–(3.22).

The detailed design of the J_{vir} and D_d is illustrated by examples as shown in Figure 3.12.




Figure 3.11: Variation range of different performance indices. (a) Damping ratio ξ . (b) Natural oscillation frequency. (c) Overshoot. (d) Setting time.

Case I: When a certain dynamic index is needed to meet some requirements preferentially, the corresponding values of J_{vir} and D_{d} can be directly obtained according to Figure 3.12(a-c). (a) When the damping ratio ξ is required to be over 0.7343. The corresponding parameter set is the green region in Figure 3.12(a). (b) When the setting time t_{s} is required to be less than 0.1s. The corresponding parameter set is the green region in Figure 3.12(b). (c) When the overshoot σ is

required to be less than 10%. The corresponding parameter set is the green region in Figure 3.12(c). For the above situations, parameters satisfying these conditions can be obtained from corresponding sets, respectively.

Table 3.3 Control parameters of VIDC strategy

Parameters	Values	Parameters	Values
$v_{ m max}$	310 V	$v_{ m min}$	290 V
$i_{ m m_max}$	40 A	$i_{ m m_min}$	-40 A
$V_{ m dcn}$	300 V	$k_{ m vp}$	0.3
$C_{\mathrm{T}} \cdot arphi$	0.955	$k_{ m vi}$	50
$J_{ m vir}$	10	k_{ip}	5.0
D_{d}	3	$R_{ m d}$	0.5
Switch frequency	10 kHz	Sampling frequency	10 kHz




Figure 3.12: Parameters design when performance indices with different requirements. (a) Damping ratio ξ . (b) Setting time t_s . (c) Overshoot σ . (d) Intersection of solutions with different requirements.

Case II: When the three performance indices are required to meet some certain requirements at the same time, the parameters can be obtained from the intersection of their respective solutions. For example, when $\xi>0.7343$, $t_s>0.1s$ and $\sigma<10\%$ are required at the same time, the solution is the intersection of the green regions in Figure 3.12(a-c), i.e. the shadow region in Figure 3.12(d).

According to (3.20b), when ξ is required to be 0.7343, J_{vir} could be 10 and D_d could be 3 as shown in Figure 3.12(a). The control parameters are shown in Table 3.3.

3.4.3 Inertia matching method

This section will focus on matching the inertia parameter to make the voltage transition process of multi-parallel bi-DC converters consistent and improve their transient stability. Then equation (3.6) will be simplified to:

$$P_{\rm vm} - P_{\rm e} \approx \frac{\omega_{\rm on} J_{\rm vir}}{C_{\rm T} \varphi} \frac{\mathrm{d} v_{\rm out}}{\mathrm{d} t}$$
 (3.23)

It is assumed that the bi-DC converter operates at the steady-state operating point S_1 before the disturbance occurs, as shown in equation (3.24). After the disturbance occurs, it operates at the steady-state operating point S_2 as shown in equation (3.25). When the system reaches steady state, $P_{m1}=P_{e1}$ and $P_{m2}=P_{e2}$.

$$P_{\rm m1} - P_{\rm e1} \approx \frac{\omega_{\rm on} J_{\rm vir}}{C_{\rm T} \varphi} \frac{\mathrm{d} v_{\rm out}}{\mathrm{d} t} \quad S_1$$
 (3.24)

$$P_{\rm m2} - P_{\rm e2} \approx \frac{\omega_{\rm on} J_{\rm vir}}{C_{\rm T} \varphi} \frac{{\rm d} v_{\rm out}}{{\rm d} t} \quad S_2$$
 (3.25)

According to the droop control principle, when disturbances occur, output power changes from P_{e1} to P_{e2} , and the operating point moves from S_1 to S_2 . Inertia configuration principle is obtained, as shown in (3.26). When the disturbance causes voltage fluctuation in DC-MG with multi-parallel bi-DC converters, each inertia parameter must be configured in inverse proportion to the droop factor to obtain the same transition time Δt during the same voltage fluctuation.

$$\frac{\omega_{\rm on}J_{\rm vir}}{C_{\rm T}\varphi}\frac{{\rm d}v_{\rm out}}{{\rm d}t} \approx \frac{\omega_{\rm on}J_{\rm vir}}{C_{\rm T}\varphi}\frac{\Delta v_{\rm out}}{\Delta t} = P_{\rm m1} - P_{\rm e1} = -\Delta P \tag{3.26}$$

3.5 Simulation Verification

To test the proposed VIDC strategy, an islanded DC-MG system is modelled in MATLAB, as shown in Figure 3.1. The parameters are in Table 3.3.

3.5.1 Comparison between different control methods

The VIDC strategy is compared with V^2 -P-based virtual inertia control (VIC) [74] shown in Figure 3.13 and dual loop control shown in Figure 3.2. Control parameters for dual loop control and V^2 -P-based VIC can be obtained from Table 3.4. When t=1.5s, P_{const} increases 500W suddenly and when t=3s, P_{const} decreases 500W. The simulation results are shown in Figure 3.14. When power disturbance occurs, the v_{out} is prone to oscillation with the droop control. In contrast, the DC voltage oscillation is effectively suppressed, when V^2 -P-based virtual inertia control or VIDC strategy is utilized, and DC voltage is stabilized within the shortest time when VIDC strategy works. In addition, compared with the V^2 -P-based VIC, VIDC strategy has two degrees of freedom (J_{vir} and D_d) to adjust dynamic processes, while V^2 -P-based the virtual inertia control only has one control variable C_{vir} affecting the dynamic process.




Figure 3.13: Block diagram of V^2 -P-based VIC.

Table 3.4 Control parameters of dual loopcontrol and V^2 -P-based VIC

Control strategy	Parameters		Magnitude
	Droop coefficient k_i		0.01
	voltage loop Proportion	al gain k_{vp}	0.2
Dual loop control	Integral ga	in k_{vi}	0.02
	current loop Proportion	al gain k_{ip}	5
	Integral ga	in k_{ii}	5
	Droop coefficient k_i	coefficient $k_{\rm i}$	
V ² -P-based virtual inertia con-	Sampling period $T_{\rm s}$		10e-4 s
	Virtual capacitance C_{vir}		2 F
trol	current loop Proportion	al gain k _{ip}	0.1
	Integral ga	in k_{ii}	10




Figure 3.14: Comparison of different control strategies

3.5.2 Stand-alone operation mode of bi-DC converter

Figure 3.15 are the simulation results of DC voltage oscillation caused by power disturbance on RES side and CPL side, respectively. In Figure 3.15(a), When t=1.5s, the output power of RES P_{pv} decreases 300W suddenly, and when t=3s P_{pv} increases 300W. In Figure 3.15(b), When t=1.5s, the power demand of CPL P_{const} increases 500W suddenly, and when t=3s, P_{const} decreases 500W. When D_d and J_{vir} are set as a small value, v_{out} will stabilize after a period of oscillation, indicating system inertia enhancement and damping improvement by the VIDC strategy is not obvious. The oscillation is well damped with a good dynamic response when D_d or J_{vir} is increased.

The converter system is a strongly nonlinear system. Therefore, there are the case where the control parameters need to be changed within a large range to obtain different control effects, and the case where the control effects change greatly when control parameters change with a small interval. Besides, it is proved that the bi-DC converter control system can still maintain stability even if the parameter changes in a large range.




Figure 3.15: The simulation results during sudden power change. (a) RES. (b) CPL.

3.5.3 Multi-parallel operation of bi-DC converters

In order to verify the effectiveness of the proposed inertia matching method, simulation analysis is performed for parallel systems with the same capacity and different capacities. P_{const} increases by 500W at 1.5 s and decreases by 500W at 3.0 s. The simulation results are shown in Figure 3.16. In Figure 3.16(a), $R_{\rm d}$ and $J_{\rm vir}$ are selected in a 1:1 ratio, the load is evenly shared between the bi-DC converters, and the output voltage transition process remains synchronized. Figure 3.16(b) shows the case where the load is shared between bi-DC converters in a ratio of 1:2. $R_{\rm d}$ should be selected according to the ratio of 2:1. At the same time, in order to ensure the synchronization of the output voltage transition process, $J_{\rm vir}$ should be selected according to the ratio of 2:1.




Figure 3.16: The simulation results of parallel operation. (a) Converters with equal capacity. (b) Converters with unequal capacity.

3.6 Summary

In this chapter, a VIDC strategy for bi-DC converters is proposed and its essence is connecting a virtual capacitor and a controlled current source in parallel, and a virtual resistance in series

on the output side of bi-DC converters, which makes the external characteristics of bi-DC converter consistent with the dynamic characteristics of DC machine. Virtual inertia power and damping power are provided by the ESS without increasing system cost and complexity. Combined with droop control, multi-parallel operation of bi-DC converters can be realized. When using zero-pole distribution to analyze the dynamic performance of the VIDC strategy, it is found that the bi-DC converter control system can be equivalent to a 2nd-order model which simplifies the parameter design. Thus, appropriate control parameters can be selected according to the requirements for performance indices, such as damping ratio, overshoot and/or setting time, in 2nd-order systems. Based on the inertia matching method, J_{vir} should be configured according to the capacity ratio to ensure that the output voltage remains synchronized during transient processes. Simulation results show the proposed strategy provides satisfactory inertia and damping effects in islanded DC-MG.

Future work will concentrate on the adaptability of control parameters in a wide range of working conditions and parameter optimization design methods will be studied. The method of suppressing circulating currents caused by line resistances will also be focused on.

4 Inertia Droop Control and its Stability Mechanism Analysis for Energy Storage System in Islanded DC-MG

Although virtual inertia and damping control (VIDC) has been developed in Chapter 3 to deal with the instability issue of an islanded DC microgrid (DC-MG), the extra inertia and damping loops complicate the control system and the voltage deviation caused by droop coeffcient still remains unsolved. Besides, a unified stability mechanism for various VIDC has not been discussed. In order to solve these issues, inertia droop control (IDC) strategies are proposed in this chapter based on the equivalent models of VIDC, to mitigate low-frequency oscillations (LFO), suppress the rate of change of voltage (RoCoV) and remove voltage deviations in islanded DC-MG. A phasor-diagram-based feedback analysis approach is developed to unify the mechanism analysis of IDC and VIDC in an analytic way. The principle of inertia and damping provision, performance evaluation, stability analysis, parameter selection, and a hardware in the loop (HIL) experiment are presented. Accordingly, the stability mechanism becomes clear and the dynamic stability of islanded DC-MG is improved. Under the premise of realizing the same control function as VIDC, the proposed IDC methods omit the inertia loop and simplify the control structure, without adding any auxiliary controller/observer.

The content of this chapter has been published in "IEEE transaction on transportation electrification" [M3].

4.1 DC-MG Structure and Discussion about VIDC

4.1.1 System configuration

By neglecting the wind farm of the RES in Figure 1.1, a typical layout of photovoltaics (PV)-integrated DC-MG is shown in Figure 4.1, mainly including three different type of terminals, i.e., the PV unit, constant power load (CPL) and energy storage system (ESS). The PV unit is connected to the DC bus via boost converter and $P_{pv}(i_{pv})$ represents its generated power. Buck converter connects to load resistance R to imitate the electric vehicle (EV) charging load and behaves as CPL, and $P_{const}(i_{const})$ refers to its consuming power. ESS consists of energy storage unit (ESU) and battery is selected as the ESU. EUSs are linked to the DC bus by bidirectional DC converter (BiC) to compensate the mismatched power between PV unit and CPL. P_{outi} is the output power of ESU and subscript 'i' is the ESU index here. Positive and negative P_{outi}

indicate discharging and charging mode.

Islanded DC-MG is full of power electronic interfaces, resulting in the property of low inertia and poor damping. ESUs take the responsibility for offering ancillary power when DC-MG suffers from power fluctuation. Although VIDC has been proposed to solve the instability risk caused by low inertia and weak damping in the DC-MG, an extra control loop is needed when applying VIDC to droop control, which complicates the control structure. Hence, this chapter proposes two kinds of IDC methods to provide virtual inertia and mitigate the LFO in islanded DC-MG, by simply modifying the droop control without adding any controllers or observers.




Figure 4.1: The general layout of the studied PV-integrated DC-MG.

4.1.2 Discussion about virtual inertia and damping control

Figure 4.2 shows the circuit of BiC. v_{in} and v_{out} are the input and output voltage of BiC; i_s and i_{out} are the input and output current. L_s , R_s and C_{out} are the filter inductance, resistance, and output capacitor, respectively. $i_R = i_{const} - i_{pv}$ represents the power difference between CPL and PV unit. Droop control is usually adopted as the primary voltage regulation strategy, as shown in (4.1). v_{dcn} is the rated value of v_{out} and v_{out} and v_{out} and v_{out} and v_{out} and v_{out} are the input and output ofference of the BiC and usually adopted as the primary voltage regulation strategy, as shown in current reference of the BiC and usually set as 0. The superscript 'ref' refers to the reference values. Normally, dual-loop control (DLC) is also adopted to control the output voltage, with provision of no inertia and poor damping.

$$\begin{cases} v_{\rm out}^{\rm ref} = v_{\rm dcn} - R_{\rm d0} \cdot (i_{\rm out} - i_{\rm set}), \text{voltage mode, (a)} \\ i_{\rm out}^{\rm ref} = i_{\rm set} + (v_{\rm dcn} - v_{\rm out}) / R_{\rm d0}, \text{current mode, (b)} \end{cases}$$
 (4.1)

VIDC has been proposed with the essence of adding a parallel capacitor at the output side of BiC, as shown in Figure 4.2, to mitigate voltage oscillation by supplying or absorbing mismatched power. Its control equation is shown in (4.2). A inertia current is introduced to suppress RoCoV as in (4.2c). To reduce voltage oscillation amplitude, a damping current is injected as in (4.2b). Thus, an extra inertia loop is introduced, complicating the control system. C_{vir} is the

introduced virtual inertia coefficient, enlarging the equivalent DC capacitor and k_{vd} is damping coefficient. i_{iner} and i_{damp} represent the inertia and damping power supplied by ESS quickly. i_{iner} reduces RoCoV dv_{out}/dt , and i_{damp} restricts the fluctuation amplitude of v_{out} and keeps v_{out} at its reference to achieve power balance.

$$\frac{(v_{\text{dcn}} - v_{\text{out}})}{R_{\text{d0}}} - i_{\text{out}}' - i_{\text{damp}} = C_{\text{vir}} \frac{d(v_{\text{out}}^{\text{ref}} - v_{\text{dcn}})}{dt}$$
(4.2a)

$$i_{\text{damp}} = k_{\text{vd}} \left(v_{\text{out}}^{\text{ref}} - v_{\text{out}} \right) \tag{4.2b}$$

$$i_{\text{iner}} = C_{\text{vir}} \frac{d(v_{\text{out}}^{\text{ref}} - v_{\text{dcn}})}{dt}$$
(4.2c)




Figure 4.2: Diagram of BiC circuit and the simplified model of VIDC. (a) Circuit of BiC. (b) Voltage source model (c) Current source model.

The bandwidth of DLC is much higher than that of virtual inertia loop, making v_{out} and i_{out} track their reference fast, as shown in (4.3). Combining (4.1), (4.2) and (4.3), VIDC can be deduced as controlled-voltage source model and controlled-current source model, as shown in (4.4) and (4.5), respectively. ω_c is the cut-off frequency of low pass filter (LPF) $G_{\text{lpf}}(s)$. $R_{\text{d}}(s)$ is a capacitive impedance of the series connection of R_{d0} and $G_{\text{lpf}}(s)$.

$$v_{\rm out} \approx v_{\rm out}^{\rm ref}, \qquad i_{\rm out}(i'_{\rm out}) \approx i_{\rm out}^{\rm ref}$$
 (4.3)

$$v_{\text{out}}^{\text{ref}} = v_{\text{dcn}} - \underbrace{R_{\text{d}}(s) \cdot i_{\text{out}}}_{\text{inertia term}} - \underbrace{k_{\text{vd}}R_{\text{d}}(s) \left(v_{\text{out}}^{\text{ref}} - v_{\text{out}}\right)}_{\text{damping term}}$$
(4.4a)

$$i_{\text{out}}^{\text{ref}} = \underbrace{\frac{(v_{\text{dcn}} - v_{\text{out}})}{R_{\text{d}}(s)}}_{\text{inertia term}} - \underbrace{k_{\text{vd}}(v_{\text{dcn}} - R_{\text{d}}(s)i_{\text{out}} - v_{\text{out}})}_{\text{damping term}}$$
(4.4b)

$$\begin{cases} \omega_{\rm c} = 1/C_{\rm vir} R_{\rm d0} \\ R_{\rm d}(s) = \omega_{\rm c}/(s + \omega_{\rm c}) \cdot R_{\rm d0} = G_{\rm lpf}(s) R_{\rm d0} \end{cases} \tag{4.5}$$

Accordingly, the controlled-voltage source and controlled-current source model of VIDC can be obtained, as shown in Figure 2.2(b) and (c). Clearly, the inertia comes from the dynamic

virtual impedance (DVI) $R_d(s)$ and the damping is introduced by the voltage-deviation-based damping term to prevent v_{out} from deviating from its reference. Comparing (4.1) and (4.4), it can be found that there are two differences between conventional droop control and VIDC: i. VIDC has a DVI with virtual inertia support ability, ii. VIDC has a damping term to suppress voltage oscillation. It can be concluded that VIDC, in nature, is an adaptive droop control with a DVI $R_d(s)$ and a damping term composed of first-order lag unit, which offers new insights into the provision mechanism of inertia and damping by VIDC.

4.2 Inertia Droop Control

According to the established droop-control-form model of VIDC, two kinds of inertia droop control (IDC) are proposed in this section. The specific design process is as follows.

4.2.1 Design of voltage-mode inertia droop control

Voltage-mode inertia droop control (vm-IDC) is shown in (4.6). The DVI is still formed by the product of a droop resistance R_{d0}^{v} and $G_{lpf}(s)$, which can imitate the performance of VIDC with inertia coefficient equal to C_{vir} . The superscript 'v' represents the voltage mode. The original first-order lag unit is replaced by a simple integral unit as the damping term φ_{v} and k_{damp}^{v} is the introduced damping coefficient, limiting the voltage fluctuation amplitude. Besides, v_{dcn} is used to eliminate steady-state voltage errors. Thus, the damping term φ_{v} has the essence of secondary voltage recovery (SVR) loop.

$$v_{\text{out}}^{\text{ref}} = v_{\text{dcn}} - R_{\text{d}}^{\text{v}}(s) \cdot (i_{\text{out}} - i_{\text{set}}) + \varphi$$
 (4.6a)

$$R_{\rm d}^{\rm v}(s) = R_{\rm d0}^{\rm v} \cdot \frac{\omega_{\rm c}}{(s+\omega_{\rm c})} = R + jX_{\rm c} \tag{4.6b}$$

$$\varphi_{\rm v} = k_{\rm damp}^{\rm v} \int (v_{\rm dcn} - v_{\rm out}^{\rm ref}) dt$$
 (4.6c)

To better illustrate the inertia effect of DVI in frequency domain, the Bode diagram and vector diagram of $R_d^v(s)$ with $R_{d0}^v=4$ and $\omega_{c1}>\omega_{c2}$ are shown in Figure 4.3(a) according to (4.6b). it can be seen that $R_d^v(s)$ is a capacitive impedance, that is, there is a capacitive component X_c providing inertia support for DC-MG. Figure 4.3(a) also shows the vector diagram of $R_d^v(s)$ with $\omega=5$ rad/s. The phases of R_{d1}^v and R_{d2}^v lag behind R_{d0}^v , and their phase lags is less than 90°, which results in *positive* damping. The phase lag and X_c of $R_d^v(s)$ in low-frequency band increase as ω_c reduces, indicating increase of virtual inertia.

The discharging mode of ESU is taken as an example, and i_R increases from 0 at t_1 suddenly. Accordingly, the time-domain explanation of inertia response is in Figure 4.3(b).

- 1) When the damping and inertia terms are ignored (i.e., only droop control remained without inertia), $v_{\text{out}}^{\text{ref}}$ would fall to v_0 at t_1 quickly with a large RoCoV, and a voltage deviation Δv occurs. Due to the low-inertia and poor-damping property of BiC, the step change Δv of $v_{\text{out}}^{\text{ref}}$ might cause voltage oscillations.
- 2) When only considering the inertia term with $\omega_{c1}>\omega_{c2}$, v_{out}^{ref} will transition to v_0 at t_3 and t_4 smoothly and RoCoV is significantly declined, proving inertia emulation is achieved by $R_d(s)$.

At t_2 , the capacitive component $X_{c1, 2}$ of $R_{d1, 2}$ provides inertia power and slows down the RoCoV, making v_{out}^{ref} drop to v_1 , v_2 respectively. This is equivalent to generating an inertia-related voltage compensation term $\Delta v_{iner1, 2}$ in real-time. Obviously, decreasing ω_c leads to the inertia rising. The inertia power mentioned above can only reduce RoCoV, but cannot eliminate the voltage deviation Δv inherent in droop control.




Figure 4.3: Inertia explanation of vm-IDC. (a) Frequency domain. (b) Time domain.

3) On the basis of 2), the damping term φ_v is introduced also, which can support a damping current to restrict the voltage fluctuation amplitude. From another perspective, a damping-related voltage compensation term $\varphi_{v1,2}$ is produced, making $\Delta v = \varphi_v + \Delta v_{iner}$, to eliminate the voltage deviation from $R_{d1,2}$.

The damping term φ_v is equivalent to introducing a Proportional-integral (PI) controller in the feedback loop, forming a SVR loop. The inertia-related and damping-related voltage compensation terms come from the provision of auxiliary power, essentially. The block diagram of vm-

IDC is in Figure 4.4, including DVI loop, SVR loop, and DLC.




Figure 4.4: Control diagram of voltage-mode inertia droop control.

4.2.2 Design of current-mode inertia droop control

Current-mode inertia droop control (cm-IDC) is developed in this section. In DC-MG, the RoCoV and the voltage deviation scale is related to the unbalanced power and capacitance inertia level. Accordingly, when DC-MG suffers from power disturbance, ESU can change its output level quickly, due to its rapid response capability, to provide inertia power and shrink the power difference between the supplying and the demanding, thus reducing RoCoV. This can be achieved by dynamic swing of droop curve. The control equation of cm-IDC is shown in (4.7). δv_{out} is the transient voltage variation (with unit, V/0.01s). $R_d^i(\delta v_{\text{out}})$ is the adaptive droop resistance (i.e., a function of δv_{out}) whose design will be illustrated later and it can achieve the dynamic swing of droop curve. The superscript 'i' represents the current mode here. In the transient process, droop curve would swing, according to δv_{out} , to vary droop resistance and supply inertia power, whereas the droop resistance will be a constant in steady state. φ_i refers to the damping and SVR terms, and k_{damp}^i , and k_{syr}^i are the introduced damping coefficient and SVR coefficient.

$$i_{\rm s}^{\rm ref} = (v_{\rm dcn} - v_{\rm out} + \varphi_{\rm i}) / R_{\rm d}^{\rm i} \left(\delta v_{\rm out} \right) \tag{4.7a}$$

$$\varphi_{i} = k_{\text{damp}}^{i}(v_{\text{dcn}} - v_{\text{out}}) + k_{\text{svr}}^{i} \int (v_{\text{dcn}} - v_{\text{out}}) dt$$
 (4.7b)

Figure 4.5(a) and (b) show the principle of the inertia provision by swinging droop curve, the damping and SVR effect from φ_i . At the initial operation point A, there is a power balance $i_{\text{out}}=i_{\text{R}}=i_{\text{a}}$.

1) During the discharging mode of ESU, if i_R increases from i_a to i_b suddenly and only droop control takes effect, power difference Δi will cause a rapid voltage drop (V_a-V_b) to increase i_{out} from i_a to i_b , as in (4.8a).

In this transient process, the operation point moves from A to B along the curve **i** gradually and the power difference declines from Δi to 0, re-establishing the power balance. At this time, if

the variable droop resistance $R_d^i(\delta v_{\text{out}})$ mentioned above is used, inertia power can be provided. Specifically, BiC can immediately release more power from i_a to i_c , if reduce the droop resistance $R_d^i(\delta v_{\text{out}})$ quickly (i.e., turn **i** to **ii** counter-clockwise) as in Figure 4.5(a). The power difference is shrunk from Δi to i_{vd} , as in (4.8b). (4.8b) can be rewritten into (4.9), and it can be observed that i_{iner} is regarded as the inertia power stored in virtual capacitor C_{vir} , enhancing the equivalent inertia and restricting the RoCoV. $k = i_s/i_{\text{out}}$ is the ratio between i_s and i_{out} .

When a reduction of i_R occurs, the droop resistance should be increased quickly (i.e., turn **i** to **iii** clockwise) as in Figure 4.5(a). The scenario where ESU is in the charging mode is shown in Figure 4.5(b). Swinging droop curve reasonably and quickly can create required inertia. However, the voltage deviation caused by droop control are still retained.




Figure 4.5: Explanation of inertia from cm-IDC. (a) Discharging mode. (b) Charging mode. (c) Transient voltage (d) Variable droop resistance.

2) From Figure 4.5(a) and (b), the damping term φ_i of (4.7b) provides damping power i_{vd} , restricting the voltage fluctuation amplitude during the dynamic process. Due to its integral effect, a voltage compensation term φ_i is produced to cancel the voltage deviation by droop control thoroughly. Thus, the operation points A, B and C will move to their mapping points A', B' and C' on the horizontal dashed line v_{dcn} .

$$\Delta i = k(i_{\text{out}} - i_{\text{R}}) = kC_{\text{out}} \frac{\text{d}v_{\text{out}}}{\text{d}t}, \quad \text{point A}$$
 (4.8a)

$$i_{\text{vd}} = k(i_{\text{out}} - i_{\text{R}}) = kC_{\text{out}} \frac{dv_{\text{out}}}{dt} = \Delta i - i_{\text{iner}}, \quad \text{point C}$$
 (4.8b)

$$\Delta i = kC_{\text{out}} \frac{dv_{\text{out}}}{dt} + i_{\text{iner}} = k(C_{\text{out}} + C_{\text{vir}}) \frac{d(v_{\text{out}} - v_{\text{dcn}})}{dt}$$
(4.9)

The waveform of voltage oscillation is shown in Figure 4.5(c). The design principle of $R_d^i(\delta v_{\text{out}})$ illustrated as follows.

- a) In the discharging mode of ESU, when RoCoV is greater than 0, indicating $i_{\text{out}} > i_{\text{R}}$, the droop resistance $R_d^i(\delta v_{\text{out}})$ should be increased to reduce $i_{\text{out}}^{\text{ref}}$. However, when RoCoV is less than 0, indicating $i_{\text{out}} < i_{\text{R}}$, the droop resistance should be reduced to increase $i_{\text{out}}^{\text{ref}}$. In the charging mode of ESU, the adjustment principle of $R_d^i(\delta v_{\text{out}})$ is completely opposite.
- b) As mentioned before, RoCoV reflects the scale of power difference. Therefore, the degree of swinging the droop curve (i.e., the amount of provided inertia power) depends on RoCoV.

In practice, δv_{out} would substitute RoCoV and is detected by a washout filter $G_{\text{w}}(s)$. Algorithm of adaptive droop resistance $R_{\text{d}}^{\text{i}}(\delta v_{\text{out}})$ is defined in (4.10). k_{j} is the introduced inertia coefficient for cm-IDC. R_{d0}^{i} is the initial value of droop coefficient, R_{min} and R_{max} are the minimum and maximum respectively.

In discharging mode:

$$\begin{cases}
R_{\rm d}^{\rm i}(\delta v_{\rm out}) = R_{\rm d0}^{\rm i} + \left(R_{\rm max} - R_{\rm d0}^{\rm i}\right) \tanh\left(k_{\rm j}\delta v_{\rm out}\right), \delta v_{\rm out} > 0 \\
R_{\rm d}^{\rm i}(\delta v_{\rm out}) = R_{\rm d0}^{\rm i} + \left(R_{\rm d0}^{\rm i} - R_{\rm min}\right) \tanh\left(k_{\rm j}\delta v_{\rm out}\right), \delta v_{\rm out} < 0
\end{cases}$$
(4.10a)

In charging mode:




Figure 4.6: Control diagram of current-mode inertia droop control

Take (4.10b) as an example to analyze the inertia response from swinging droop curve, as in Figure 4.5(d). $k_d^i = 1/R_d^i(\delta v_{\text{out}})$. A larger k_j makes k_d^i closer to its saturation and droop curve swing faster, indicating that the more inertia power is provided. The larger δv_{out} reflects that the disturbance scale is large and more inertia power is required. From Figure 4.5(d), with δv_{out} increasing, the droop curve swings more violently to support more inertia power, meaning that

the 'tanh' function meets the control requirements well. Therefore, the inertia response essentially comes from the dynamic regulation of i_{out}^{ref} due to droop curve swinging, making ESU absorb/release power at a faster speed in the transient process. It is an adaptive droop control.

Figure 4.6 presents the diagram of cm-IDC, including the damping loop, SVR loop and adaptive algorithm of $R_d^i(\delta v_{\text{out}})$. T=0.01s is the time constant of $G_w(s)$.

4.3 Stability Mechanism Analysis

In this section, an analytic way, feedback analysis method, is proposed to observe the interaction among variables intuitively, identify the physical sense of parameters and explain the control function of the virtual inertia from multiple perspectives, as well as a double-coordinate-based phasor diagram is constructed as the analytical tool.

4.3.1 Introduction of feedback analysis method

Before discussing the stability mechanism of IDC, a similar physics phenomenon, free vibration, is introduced firstly to illustrate feedback analysis approach. As shown in Figure 4.7(a), the mass-spring-damper (MSD) model is selected. Its dynamics equation is given in (4.11) by the Newton's law of motion.

$$ma + cv + k_s x = F(t) \Rightarrow v = F(s)M(s)$$
(4.11)

$$M(s) = \frac{s}{ms^2 + cs + k} \tag{4.12}$$

where M(s) is its frequency response, determining the state of the model subject to external force F(t) and characterizing the motion behaviour of v. m is the mass, k_s is the stiffness of the spring, and c is the damping coefficient. a, v and x are the acceleration, velocity and displacement, respectively.

Based on conservation of energy, the injected energy E_{in} by F is transferred into kinetic energy E_{m} and potential energy E_{k} , and dissipated by the damper (E_{d}) . Hence, M(s) is with positive damping (PD) to attenuate the vibration of MSD model. Feedback analysis approach is developed to explain the PD.

Figure 4.7(d) presents the phasor diagram of v and its feedback $F_{\rm fd}$ at a certain frequency. From the view of motion, the effect of damper $F_{\rm c}$ is opposite to v and F ($a_{\rm c}<0$), consuming $E_{\rm in}$, featuring PD, and forcing v converging to 0 faster, as shown in Figure 4.7(e). As a conservative force, $F_{\rm k}$ lags $F_{\rm c}$ 90° and completes the energy conversion between $E_{\rm m}$ and $E_{\rm k}$. Thus, PD comes

from the negative feedback (NF) formed by $F_{\rm fd}$, as shown in Figure 4.7(c), weakening the influence of F on this model. DC voltage exhibits similar motion to velocity in dynamic process. Thus, IDC can be comprehended by the above method.




Figure 4.7: Feedback analysis. (a) MSD model. (b) Energy conversion. (c) Illustration of feedback. (d) Phasor analysis. (e) Sketch of feedback control.

4.3.2 Unified model and stability mechanism analysis

The control equations of vm- and cm-IDC can be rewritten into VIDC form. According to (4.6), vm-IDC can be deduced into (4.13a), meanwhile, cm-IDC can be rearranged as (4.13b) based on (4.7) and (4.8). Their unified small-signal model can be derived in (4.14a) and is similar to the VIDC [84]. $\Delta i_{\rm dis}$ refers to the power disturbance between supplying and demanding, and would be compensated by the virtual inertia and damping currents, as shown in (4.14a). $C_{\rm v}$ is the virtual inertia, $k_{\rm damp}$ and $L_{\rm svr}$ are the introduced damping and SVR coefficient. Accordingly, the parameter definitions for vm- and cm-IDC are shown in (4.14b). Then, (4.14c) can be obtained easily from (4.14a). A(s) is a phasor with unit of Ohm, describing the motion law of voltage and the dynamic behavior of DC-MG under the effect of $\Delta i_{\rm dis}$, and revealing the stability mechanism of IDC. The control goal is that net power disturbance $i_{\rm net}$ in the system becomes zero under the compensation effect of the feedback current $i_{\rm fd}$ from IDC, as shown in equation (4.14d). Plant(s) is the open-loop output-impedance of BiC, as shown in (4.15).

$$\frac{\left(v_{\rm dcn} - v_{\rm out}^{\rm ref}\right)}{R_{\rm d0}^{\rm v}} - i_{\rm out} - \underbrace{\frac{k_{\rm damp}^{\rm v}\left(v_{\rm out}^{\rm ref} - v_{\rm dcn}\right)}{R_{\rm d0}^{\rm v}}}_{\rm damping \, term} - \underbrace{\frac{1}{s}\frac{k_{\rm damp}^{\rm v}\left(v_{\rm out}^{\rm ref} - v_{\rm dcn}\right)}{R_{\rm d0}^{\rm v}}}_{\rm SVR} = \underbrace{\frac{s\left(v_{\rm out}^{\rm ref} - v_{\rm dcn}\right)}{\omega_{\rm c}R_{\rm d0}^{\rm v}}}_{\rm inertia \, term}$$
(4.13a)

$$i_{s}^{ref} - \frac{(v_{dcn} - v_{out})}{R_{d0}^{i}} - \underbrace{\frac{k_{damp}^{i}(v_{out} - v_{dcn})}{R_{d}^{i}}}_{damping term} - \underbrace{\frac{k_{svr}^{i}(v_{out} - v_{dcn})}{s}}_{SVR} = \underbrace{skC_{vir}(v_{out} - v_{dcn})}_{inertia term}$$
(4.13b)

unified model:
$$\Delta i_{\text{dis}} = s \underbrace{C_{\text{v}} \frac{\text{d} \Delta v_{\text{out}}}{\text{d} t}}_{\text{inertia term } i_{\text{iner}}} + \underbrace{k_{\text{damp}} \Delta v_{\text{out}}}_{\text{damping term } i_{\text{vd}}} + \underbrace{\int_{0}^{t} \Delta v_{\text{out}} \, \text{d} t}_{\text{SVR term } i_{\text{SVR}}}$$
 (4.14a)

$$\begin{cases} C_{\rm v} = \frac{1}{\omega_{\rm c} R_{\rm d0}^{\rm v}}, & k_{\rm damp} = \frac{k_{\rm damp}^{\rm v}}{R_{\rm d0}^{\rm v}}, & \frac{1}{L_{\rm svr}} = \frac{k_{\rm damp}^{\rm v}}{R_{\rm d0}^{\rm v}}, & \text{for vm} - \rm IDC \\ C_{\rm v} = C_{\rm vir}, & k_{\rm damp} = \frac{k_{\rm damp}^{\rm i}}{k R_{\rm d}^{\rm i}}, & \frac{1}{L_{\rm svr}} = \frac{k_{\rm svr}^{\rm i}}{k R_{\rm d}^{\rm i}}, & \text{for cm} - \rm IDC \end{cases}$$
(4.14b)

$$\Delta i_{\text{dis}} \cdot A(s) - \Delta v_{\text{out}} = 0 \implies A(s) = \frac{L_{\text{svr}} s}{L_{\text{svr}} C_{\text{v}} s^2 + L_{\text{svr}} k_{\text{damp}} s + 1}$$
(4.14c)

objective function:
$$i_{\text{net}} = \Delta i_{\text{dis}} + i_{\text{fd}} = 0$$
 (4.14d)

$$Plant(s) = \frac{L_{s}s + R_{s}}{L_{s}C_{out}s^{2} + R_{s}C_{out}s + (1 - D)^{2}}$$
(4.15)

Table 4.1 Analogy between the mass-spring-damper model and virtual inertia control

Items (parameter-unit)	mass-spring-damper model	virtual inertia control
Kinetic energy	$mv^2/2 \ (m-kg)$	$C_{\rm v}v_{\rm out}^2/2$ ($C_{\rm v}$ -F)
Potential energy	$kx^2/2 (k-N/m)$	$L_{\rm svr}i_{\rm svr}^2/2~(k_{\rm svr}\text{-H})$
Damping source	damper (c-N·s/m)	$i_{\rm vir}\left(k_{ m damp} ext{-S}\right)$
State variable	a, v, x	$s \cdot v_{\text{out}}, v_{\text{out}}, v_{\text{out}}/s$
External excitation	F	$i_{ m dis}$
Inertia	M	$C_{ m v}$

Remark 1: From the perspective of circuit theory, IDC can be equivalent to the parallel *RLC* circuit from (4.14a), as shown in Figure 4.8(a). Different from previous works [81], an extra inductor L_{svr} is added due to the SVR loop, to eliminate the voltage deviation.

Comparing (4.12) and (4.14), it is inferred that the negative-feedback structure and positive-damping properties are inherent in A(s). The analogy between the MSD model and IDC is in Table 4.1. Figure 4.8(b) is the closed-loop model of BiC. The superscript 'fd' represents feedback variables from the IDC loop.

Remark 2: From Figure 4.8(b), IDC behaves as a PID controller for Δv_{out} in terms of control theory and (4.14d) is the objective function. $i_{\text{fd}}=i_{\text{iner}}^{\text{fd}}+i_{\text{svr}}^{\text{fd}}$ is the feedback current, making the net power disturbance $i_{\text{net}}=0$, i.e., DC-MG always in the non-disturbed state under the compensation effect of IDC. Obviously, IDC is a NF loop.

To observe the interaction among variables intuitively and explain the NF physically, a double-

coordinate-based phasor diagram as the analytical tool for feedback analysis method is constructed. It includes the $\Delta i_{\rm dis}$ -based current coordinate system (CCS) and the $\Delta v_{\rm out}$ -based voltage coordinate system (VCS), as shown in Figure 4.8(c) and (d). CCS describes the interaction between variables and explains the negative feedback mechanism from the perspective of control principles and dynamics. VCS describes the energy conversion and explains the dissipation characteristics based on the conservation of energy. Here, the superscripts 'h' and 'v' refer to the horizontal and vertical component. The explanation of Figure 4.8(c) of $\Delta i_{\rm dis}>0$ is as follows.




Figure 4.8: Physical interpretation of IDC. (a) *RLC* equivalent model. (b) The equivalent model of BiC with IDC. (c) Phasor diagram when $\Delta i_{\rm dis} > 0$. (d) Phasor diagram when $\Delta i_{\rm dis} < 0$. (e) Illustrate of feedback control. (f) Sketch of energy.

CCS: After DC-MG is disturbed by Δi_{dis} , Δv_{out} would be generated and locate in the 1st/4th quadrant, under the effect of *plant(s)*. Usually, v_{out} is prone to oscillate due to the property of

low inertia and poor damping without IDC. Clearly, the horizontal components of $\Delta i_{\rm dis}$ and $\Delta v_{\rm out}$ are in same phase, enlarging $\Delta v_{\rm out}$ continuously and making voltage oscillation hard to dampen spontaneously. This process is similar to positive feedback (PF).

 Δv_{out} generates three feedback components $i_{\text{iner}}^{\text{fd}}$, $i_{\text{vd}}^{\text{fd}}$ and $i_{\text{svr}}^{\text{fd}}$, via the IDC loop in Figure 4.8(b). Obviously, i_{fd} is opposite to Δv_{out} , which is similar to the relation between damper and speed in dynamics, forcing Δv_{out} to converge to 0 (the function of NF).

From another perspective, after decomposing these three components in CCS orthogonally, it can be observed that $i_{\text{iner}}^{\text{fdh}}$ and $i_{\text{hvd}}^{\text{fd}}$ are opposite to Δi_{dis} , reducing the net input from Δi_{dis} and undermining the effect of Δi_{dis} . Hence, $i_{\text{hiner}}^{\text{fd}}$ and $i_{\text{hvd}}^{\text{fd}}$ forms a NF to Δi_{dis} , as depicted in Figure 4.8(b). The related illustration of NF and PF is in Figure 4.8(e). *Note that*, it is guaranteed that the strength of NF is stronger than PF when C_v , k_{damp} and k_{svr} are all larger than 0 (the necessary and sufficient condition for ensuring stability of $k_{\text{vd}}^{\text{nd}}$ order system), though $k_{\text{svr}}^{\text{fdh}}$ is a PF component. From Figure 4.8(a), $k_{\text{svr}}^{\text{fdh}}$ will be compensated by $k_{\text{vd}}^{\text{fdh}}$ completely.

Remark 3: IDC loop is of NF and PD property, and makes feedback variables locate in the NF region. Feedback variables always attenuates the effect of $\Delta i_{\rm dis}$ and hinders $v_{\rm out}$ changing.

VCS: The injected energy $E_{\rm dis}$ by disturbance current $\Delta i_{\rm dis}$ is represented by $i_{\rm iner}^{\rm fd}$, $i_{\rm vd}^{\rm fd}$ and $i_{\rm svr}^{\rm fd}$. In VCS, $i_{\rm iner}^{\rm fd}$ and $i_{\rm svr}^{\rm fd}$ are perpendicular to $\Delta v_{\rm out}$, they correspond to the electrostatic potential energy in $C_{\rm v}$ and the magnetic energy in $L_{\rm svr}$, making the injected energy flows between $C_{\rm v}$ and $L_{\rm svr}$ continuously, as shown in Figure 4.8(f). Thus, $i_{\rm iner}^{\rm fd}$ and $i_{\rm svr}^{\rm fd}$ only represent energy conversion. Eventually, the injected energy will be converted into $i_{\rm vd}^{\rm fd}$ and dissipated by $k_{\rm damp}$ with damping property. This explanation is consistent with Figure 4.8(a). It is suggested in (4.14a) that, when subject to the same $\Delta i_{\rm dis}$, the larger $C_{\rm v}$ leads to the smaller RoCoV. Transient voltage nadir (TVN) will be smaller if $k_{\rm damp}$ is larger and can be eliminated faster if $L_{\rm svr}$ is smaller.

Remark 4: From the point of conservation of energy, IDC can compensate the unbalance power quickly by shaping system dissipation property ($k_{\rm damp}$), to mitigate voltage oscillation (by active damping). RoCoV and the voltage recovery speed are regulated by the energy transfer rate (adjusting $C_{\rm v}$ and $L_{\rm svr}$).

According to the proposed phasor diagram, the interaction between various variables can be clearly observed and their physical significance can be studied, which is convenient for analyzing their influence on the motion trajectory of voltage.

Discussion 1: In the dynamic process, k_{damp} , L_{svr} and C_{v} represent the primary voltage regulation, secondary voltage regulation and inertia response, respectively. And thus k_{damp} is also of droop

coefficient property. In the steady state, the primary voltage regulation is conducted by droop coefficient and SVR is still carried out by L_{svr} .

Discussion 2: Larger C_v causes stronger stability (inertia) and smaller RoCoV; L_{svr} reflects the grid stiffness (disturbance-rejection ability) and recovery (synchronized) ability, and voltage can recover faster with a smaller L_{svr} . k_{damp} is the damping ability that supplies/absorbs the unbalanced power and adjusts dynamic dissipation property. Remarks are the unified interpretation, applicable to the IDC and other VIDC strategies.

4.4 Dynamic Performance and Stability Analysis

After analytically clarifying the physical meaning of virtual inertia loop from multi-view, this section investigates in detail how the parameters affect the dynamic performance by using polezero distribution and step response.

4.4.1 Dynamic performance analysis of IDC

(a) voltage-mode inertia droop control:

Linearizing (4.13a), the relation between $\Delta i_{\rm out}$ and $\Delta v_{\rm out}^{\rm ref}$ can be obtained as shown in (4.16). The physical meaning of (4.16) is to illustrate the influence of power disturbance on $\Delta v_{\rm out}^{\rm ref}$ considering the inertia loop, reflecting the dynamic performance of vm-IDC.

$$\frac{\Delta v_{\text{out}}^{\text{ref}}}{\Delta i_{\text{out}}} = -\frac{\omega_{\text{c}} R_{\text{d0}}^{\text{v}} \cdot s}{s^2 + \omega_{\text{c}} (k_{\text{damp}}^{\text{v}} + 1) s + k_{\text{damp}}^{\text{v}} \cdot \omega_{\text{c}}}$$
(4.16)

The vm-IDC can be equivalent to a 2^{nd} -order system and its damping ratio ξ_v can be calculated by (4.17).

$$\xi_v = \sqrt{\omega_c} \left(k_{\text{damp}}^{\text{v}} + 1 \right) / \left(2 \sqrt{k_{\text{damp}}^{\text{v}}} \right)$$
 (4.17)

The pole distribution of (4.16) is shown in Figure 4.9(a) and (b), and there are two poles λ_1 and λ_2 . There is a zero near λ_2 , which constitutes dipoles and reduces the influence of λ_2 . Hence, λ_1 becomes the dominant pole. As ω_c decreases, λ_1 moves to the imaginary axis, indicating that its inertia gradually increases. With $k_{\text{damp}}^{\text{v}}$ increasing, the dominant pole λ_1 become far away from the imaginary axis, suggesting that its related component responds faster and voltage recovery time decreases. All poles are on the left half plane, ensuring vm-IDC stable.

(b) current-mode inertia droop control:

Ignoring damping term of cm-IDC, the inertia power i_{iner} and corresponding virtual inertia C_{vir} can be obtained from (4.8), as in (4.18).

$$i_{\text{iner}} = \frac{(v_{\text{dcn}} - v_{\text{out}})}{R_{\text{d}}^{\text{i}}(\delta v_{\text{out}})} - \frac{(v_{\text{dcn}} - v_{\text{out}})}{R_{\text{d0}}^{\text{i}}} = -kC_{\text{vir}}\frac{dv_{\text{out}}}{dt} \approx -kC_{\text{vir}}\frac{\delta v_{\text{out}}}{T}$$
(4.18)

The negative sign indicates the charging mode. Their relation is shown in Figure 4.9(c) and (d). The inertia response is related to δv_{out} and controlled by k_j . As k_j increases, the C_{vir} gets larger and more inertial power is supplied. A larger δv_{out} results in more obvious swing of droop curve and more inertia power, indicating the emulated inertia is time-varying and regulated as required. The droop curve swings to the original value of droop resistance temporarily and no inertia power is provided when δv_{out} =0, as shown in Figure 4.5(c), in the transient process. At this time, the size of C_{vir} no longer has an impact on control effect. The swing of droop curve stops and the droop resistance recovers to the original value after v_{out} stabilizes.




Figure 4.9: Dynamic analysis of inertia droop control. (a) vm-IDC with varying ω_c . (b) vm-IDC with varying $k_{\text{damp}}^{\text{v}}$. (c) Inertia power from cm-IDC. (d) Virtual inertia from cm-IDC.

4.4.2 Small-signal stability analysis of voltage-mode IDC

Ignoring the power loss, the power balance between the input and output sides of BiC can be obtained as shown in (4.19).

$$V_{\rm in}i_{\rm s} = \left(i_{\rm out} + C_{\rm out}\frac{\mathrm{d}v_{\rm out}}{\mathrm{d}t}\right)v_{\rm out} \tag{4.19}$$

Perturbing (4.19), there is:

$$V_{\rm in}\Delta i_{\rm s} = (I_{\rm out} + s \cdot 2 \cdot C_{\rm out}V_{\rm out})\Delta v_{\rm out} + V_{\rm out}\Delta i_{\rm out}$$
(4.20)

Therefore, the relation between Δi_{out} and Δi_{s} can be obtained, as shown in (4.21).

$$G_{\rm ii} = \Delta i_{\rm out} / \Delta i_{\rm s} = V_{\rm in} / V_{\rm out} \tag{4.21}$$

The state average model of BiC can be acquired as shown in (4.22). d is the control variable, i.e., duty ratio.

$$\begin{cases}
L_{\rm s} \frac{\mathrm{d}i_{\rm s}}{\mathrm{d}t} = v_{\rm in} - R_{\rm s}i_{\rm s} - (1 - d)v_{\rm out} \\
C_{\rm out} \frac{\mathrm{d}v_{\rm out}}{\mathrm{d}t} = (1 - d)i_{\rm s} - i_{\rm out}
\end{cases} \tag{4.22}$$

Linearizing (4.22) and applying the *Laplace* transform, the relationship between Δi_s and Δd can be obtained as follows.

$$G_{\rm id}(s) = \frac{\Delta i_{\rm s}}{\Delta d} = \frac{C_{\rm out}V_{\rm dcn}s + (1-D)I_{\rm s}}{L_{\rm s}C_{\rm out}s^2 + R_{\rm s}C_{\rm out}s + (1-D)^2}$$
(4.23)

Combining (4.7) and (4.19)-(4.23), the small-signal model of vm-IDC can be obtained as shown in Figure 4.10. Accordingly, the transfer function ($T_{vv}(s)$) and $T_{vi}(s)$) between Δv_{out} and Δv_{den} , Δv_{out} and Δi_{out} is derived and shown in (4.24), revealing the performance of v_{out} in tracking its reference and rejecting disturbance.




Figure 4.10: Small-signal model of vm-IDC.

$$T_{\rm vv}^{\rm v}(s) = \frac{\Delta v_{\rm out}}{\Delta v_{\rm dcn}} = \frac{\left(k_{\rm damp}^{\rm v} + s\right) G_{\rm v} G_{\rm i} G_{\rm id} G_{\rm ii} Z_{\rm net}}{\left(k_{\rm damp}^{\rm v} + s\right) \left[v_{\rm dcn} + G_{\rm i} G_{\rm id} (1 + G_{\rm v} G_{\rm ii} Z_{\rm net})\right] + s R_{\rm do}^{\rm v} G_{\rm lpf} G_{\rm v} G_{\rm i} G_{\rm id} G_{\rm ii}}$$
(4.24a)

$$T_{\text{vi}}^{\text{v}}(s) = \frac{\Delta v_{\text{out}}}{\Delta i_{\text{out}}} = -\frac{\left[s\left(1 + R_{\text{do}}^{\text{v}}G_{\text{lpf}}G_{\text{v}}G_{\text{ii}}\right) + k_{\text{damp}}^{\text{v}}\right]G_{\text{v}}G_{\text{i}}G_{\text{id}}G_{\text{ii}}Z_{\text{net}}}{\left(k_{\text{damp}}^{\text{v}} + s\right)G_{\text{v}}G_{\text{ii}}(v_{\text{dcn}} + G_{\text{v}}G_{\text{i}}G_{\text{id}}G_{\text{ii}}Z_{\text{net}})}$$
(4.24b)

Figure 4.11 depicts their dominant poles ($\lambda_1 \sim \lambda_5$) of $T_{vv}^v(s)$ and $T_{vi}^v(s)$. ξ is damping ratio of poles. It can be observed that there is a zero near λ_1 , forming a dipole, thus the influence of λ_1 can be ignored. All the poles are in the left half plane, indicating the system can remain stable always. In Figure 4.11(a), λ_4 and λ_5 move into the poor damping region (PDR, ξ <0.707) and their oscillation frequency rises with k_{damp}^v increasing, which is caused by the integration of SVR loop. In Figure 4.11(b), λ_4 and λ_5 have the risk of entering the PDR, and λ_2 , 3 become the oscillation

mode with ω_c declining, while they are always in the desired damping region (DDR, ξ >0.707). From Figure 4.11(c), λ_1 and $\lambda_{3,4,5}$ are impacted slightly, and λ_1 leaves away from the imaginary axis with varying k_{damp}^v , suggesting v_{out} can response faster with a better damping in transient process and the grid stiffness is strengthened to recover to steady state faster. In Figure 4.11(d), $\lambda_{1,2}$ and $\lambda_{4,5}$ are almost unaffected and λ_3 moves toward the imaginary axis with ω_c increasing, indicating longer response time and inertia enhancement. Its realistic meaning agrees with real capacitors, enhancing inertia and making voltage change slower and oscillation disappeared.




Figure 4.11: The pole distribution of $T_{vv}^v(s)$ and $T_{vi}^v(s)$. (a) $T_{vv}^v(s)$ when k_{damp}^v varying from 2 to 10 with ω_c =15. (b) $T_{vv}^v(s)$ when ω_c varying from 90 to 5, with k_{damp}^v =2. (c) $T_{vi}^v(s)$ when k_{damp}^v varying from 2 to 10 with ω_c =15. (d) T_{vi}^v when ω_c varying from 90 to 5, with k_{damp}^v =2.

4.4.3 Small-signal stability analysis of current-mode IDC

Take stage **b** in Figure 4.5(c) and discharging mode as an example to analyse the stability of cm-IDC. Based on (4.7) and (4.10a), Δi_s^{ref} can be described in (4.25), and initial condition for some variables is in (4.26). The superscript '0' represents the initial value at t=0. θ is an intermediate variable of $G_w(s)$.

$$\Delta i_{\rm s}^{\rm ref} = \frac{(\Delta v_{\rm dcn} - \Delta v_{\rm out})}{R_{\rm do}^{\rm i}} + \frac{\Delta \varphi}{R_{\rm do}^{\rm i}} - \frac{\varphi_0 \alpha k_{\rm j} G_{\rm w}(s) \Delta v_{\rm out}}{R_{\rm do}^{\rm i}} = \Delta i_{\rm s}^{\rm ref0} + \Delta i_{\rm vd} + \Delta i_{\rm iner} \qquad (4.25a)$$

$$\alpha = \left(R_{\text{do}}^{\text{i}} - R_{\text{min}}\right) \left[1 - \tanh^2\left(k_{\text{j}}\delta v_{\text{out}}^{0}\right)\right] \tag{4.15b}$$

$$\begin{cases} \delta v_{\text{out}}^{0} = v_{\text{out}}^{0} - \theta^{0} / T \\ \theta^{0} = v_{\text{dcn}} T, R_{\text{d}}^{i,t=0} (\delta v_{\text{out}}) = R_{\text{d0}}^{i}, \varphi_{0} = i_{\text{s}}^{0} \cdot R_{\text{d0}}^{i} \end{cases}$$
(4.26)

Integrating (4.23), (4.25) and Figure 4.6, the small-signal model of vm-IDC can be obtained as shown in Figure 4.12. Accordingly, the transfer functions between Δv_{out} and Δv_{dcn} , Δv_{out} and Δi_{out} can be derived, as shown in (4.27) and (4.28).

$$T_{vv}^{i}(s) = \frac{\Delta v_{out}}{\Delta v_{dcn}} = \frac{\left[\left(1 + k_{damp}^{i} \right) s + k_{svr}^{i} \right] G_{i} G_{id} G_{ii} Z_{net}}{s R_{d0}^{i}(v_{dcn} + G_{i}G_{id}) + \left[s \left(1 + k_{damp}^{i} + R_{d0}^{i} k_{j} \varphi_{0} \alpha G_{w}(s) \right) + k_{svr}^{i} \right] G_{i} G_{id} G_{ii} Z_{net}}$$
(4.27)

$$T_{\rm vi}^{\rm i}(s) = \frac{\Delta v_{\rm out}}{\Delta i_{\rm out}} = -\frac{s R_{\rm d0}^{\rm i} G_{\rm i} G_{\rm id} G_{\rm ii} Z_{\rm net}}{s R_{\rm d0}^{\rm i} v_{\rm dcn} + \left[s \left(1 + k_{\rm damp}^{\rm i} + R_{\rm d0}^{\rm i} k_{\rm j} \varphi_{\rm 0} \alpha G_{\rm w}(s) \right) + k_{\rm svr}^{\rm i} \right] G_{\rm i} G_{\rm id} G_{\rm ii} Z_{\rm net}} \tag{4.28}$$




Figure 4.12: The pole distribution of $T_{vv}^{v}(s)$ and $T_{vi}^{v}(s)$.

The step responses of $T_{vi}(s)$ are in Figure 4.13. As k_{damp}^i increases in Figure 4.13(a), the dynamic voltage deviation declines gradually, suggesting k_{damp}^i is of damping and droop coefficient property. From Figure 4.13(b), the recovery speed (grid stiffness) is mainly affected by k_{svr}^i , and larger k_{svr}^i can strengthen the grid stiffness significantly to shorten the recovery process with the negative effect of reducing damping slightly. In Figure 4.13(c), with the increase of k_j , the RoCoV and the overshoot are suppressed, indicating the inertia is enhanced, but v_{out} oscillates longer. Hence, the dynamic response can be optimized by k_{damp}^i , k_{svr}^i and k_j cooperate with each other. Control parameter design can be guided by distributing the pole in a reasonable area or selecting satisfactory step response.




Figure 4.13: The pole distribution of $T_{vv}^i(s)$ and $T_{vi}^i(s)$. (a) k_{damp}^i varying from 1 to 5 with $k_{svr}^i=2$ and $k_j=1$. (b) k_{svr}^i varying from 2 to 10 with $k_{damp}^i=1$ and $k_j=1$. (c) k_j varying from 0.5 to 1.5 with $k_{damp}^i=1$ and $k_{svr}^i=2$.

4.5 Hardware in the Loop Experiment Verification

The proposed IDC strategies are compared with existing VIDC and validated by dSPACE-based HIL experiment. Referring to the layout of the islanded DC-MG in Figure 4.1, HIL experiment platform is built as shown in Figure 4.14. The control and circuit parameters are listed

in Tables 4.2 and 4.3. It consists of a real time simulator (MicroLabBox), rapid control prototyping module, I/O cables, host computer and an oscilloscope. The DC-MG circuit are deployed in MicroLabBox with a time step of 100µs, while the discrete control algorithm of IDC is implemented by NXP QorlQ P5020 processor to generate the gate signals of all IGBTs and the sampling frequency is 10 kHz. The analog signals and digital signals (state variables and PWM signals) are transferred through I/O interfaces and cables.

Table 4.2 Control	parameters of	different	control	strategies
-------------------	---------------	-----------	---------	------------

Control strategies	Items	Value
VIDC strategy	Inertia coefficient J_{vir}	10
	Virtual damping $D_{\text{\tiny damp}}$	3
	Droop coefficient R_{droop}	2 Ω
Voltage-mode IDC control	Cut-off frequency $\omega_{\rm c}$	15 rad/s
	Droop coefficient R_{d0}^{v}	4Ω
	Virtual damping $k_{\text{\tiny damp}}^{\text{\tiny v}}$	2
Current-mode IDC control	Inertia coefficient k_j	1
	Virtual damping $k_{\text{\tiny damp}}^{\text{\tiny i}}$	1
	SVR loop $k_{\text{svr}}^{\text{i}}$	2
	Droop coefficient R_{d0}^{i} (R_{min} , R_{max})	$4(1.25, 8) \Omega$
	T	0.01 s
	Time step $T_{\rm s}$	100 ns




Figure 4.14: The dSPACE-based HIL experiment setup.

(a) The comparison analysis of IDC methods with VIDC:

The performance comparison analysis of the proposed IDC strategies with the existing VIDC in [84] is considered. When i_{pv} =0A, R=10 Ω (P_{const} =1 kW), and EV charging load is changed by P_{dis} =5kW (increasing and then decreasing), corresponding experiment results is shown in Figure 4.15. As observed in Figure 4.15(a) and (b), the RoCoV can be reduced by increasing the J_{vir} in VIDC to improve the inertia and suppress the low-frequency oscillation. Similarly, the

proposed IDC methods has the nature of VIDC by selecting reasonable control parameters according to stability analysis, the inertia and damping are thus enhanced as well as the voltage deviation can be eliminated. Specifically, it can be found from Figure 4.15(c) and (d) that the RoCoV can be also suppressed by decreasing ω_c in vm-IDC. From Figure 4.15(e) and (f), the RoCoV can be reduced by increasing k_i in cm-IDC.

Table 4.3 Circuit parameters of the studied DC-MG

Subsystem	Parameters	Magnitude
Bidirectional DC converter	Input voltage v_{in}	100V
	Input filter inductor L_s/R_s	$0.1 \text{mH}/0.01\Omega$
	Capacitance C_{out}	3000μF
	Switching frequency	10kHz
Buck converter	Load voltage vout_buck	100V
	Load power $P_{\text{const}}(R)$	$2000W(5\Omega)$
	Input capacitance C_{in}	1200 μF
	Filter inductor $L_{\rm f}/R_{\rm f}$	$4 \text{ mH}/0.01\Omega$
	Output capacitance $C_{\rm f}$	3000 μF
DC bus	DC bus voltage v_{bus}	300 V
	DC bus capacitance C_{bus}	3000 μF
	Line impedance $R_{\text{line}}/L_{\text{line}}$	$0.01~\Omega/0.1~\text{mH}$




Figure 4.15: HIL experiment results of different control strategies. (a) J_{vir} =0.30, D_{damp} =0.5 and k_{svr} =0.5. (b) J_{vir} =0.01, D_{damp} =0.5 and k_{svr} =0.5. (c) ω_{c} =100 and $k_{\text{damp}}^{\text{v}}$ =2. (d) ω_{c} =5 and $k_{\text{damp}}^{\text{v}}$ =2. (e) k_{j} =2.0, $k_{\text{damp}}^{\text{i}}$ =1 and $k_{\text{svr}}^{\text{i}}$ =5. (f) k_{j} =0.1, $k_{\text{damp}}^{\text{i}}$ =1 and $k_{\text{svr}}^{\text{i}}$ =5.

Besides, comparing Figure 4.15(a) with Figure 4.15(d) and (e), it can be observed that VIDC cannot suppress the voltage-loop low-frequency oscillation which lead to the larger RoCoV. An additional compensation control loop is requested to solve this problem. The proposed IDC does not have this problem, which simplifies the control structure even more.

The above experiment results are consistent with the stability analysis. Meanwhile, it is proved that the proposed IDC strategies can achieve the same virtual inertia performance as VIDC by choosing appropriate control parameters to improve inertia and damping.

(b) The power fluctuation form EV charging load:

This case aims to study the effect of parameter variation on the dynamic performance in the islanded DC-MG with the proposed IDC methods, when i_{pv} =0A, the initial EV charging load R=10 Ω (P_{const} =1 kW), and EV charging load is changed by P_{dis} =5kW (increasing and then decreasing). Corresponding experiment results of vm-IDC and cm-IDC are shown in Figure 4.16 and 4.17, respectively.

It can be observed from Figure 4.16(c) and (d) that smaller ω_c causes smaller RoCoV and TVN, which indicates the improved inertia and is better for the stability. This is because larger inertia makes v_{out} response slower and thus ESS can supply more inertia power to compensate the unbalanced power. Comparing Figure 4.16(a) and (b), larger k_{damp}^v can obviously decline TVN because of its damping and dynamic droop coefficient properties. And v_{bus} recovers faster and the grid stiffness is enhanced. The static voltage deviation is removed due to the effect of SVR.




Figure 4.16: Experiment results of vm-IDC when EV charging load fluctuating. (a) $k_{\text{damp}}^{\text{v}}$ =2 and ω_{c} =10. (b) $k_{\text{damp}}^{\text{v}}$ =20 and ω_{c} =10. (c) ω_{c} =3 and $k_{\text{damp}}^{\text{v}}$ =2. (d) ω_{c} =70 and $k_{\text{damp}}^{\text{v}}$ =2.

From Figure 4.17(c) and (d), larger k_j can increase the system inertia, make v_{out} change slower and reduce oscillation frequency, and thus the oscillation duration is prolonged. It can be concluded from Figure 4.17(a) and (b) that increasing k_{damp}^i can improve the system damping and reduce TVN, revealing its dynamic droop coefficient character. In addition, as depicted in Figure 4.17(e) and (f), growing k_{svr}^i can accelerate the recovery of v_{bus} , representing grid stiffness of rejecting disturbance and eliminating static voltage deviation.

(c) The power fluctuation from PV:

This section studies the effect of parameter variation on the dynamic performance in the islanded DC-MG with the proposed IDC methods, when the initial EV charging load $R=10\Omega$ ($P_{const}=1$ kW), the initial PV output power $i_{pv}=25$ A, and PV is changed by $P_{dis}=1$ kW. Corresponding experiment results of vm-IDC and cm-IDC are shown in Figure 4.18 and 19, respectively. In general, the influence of parameter variations on dynamic performance when the PV generation fluctuates is basically similar to that when the EV charging load fluctuates.




Figure 4.17: Experiment results of cm-IDC when EV charging load fluctuating. (a) $k_{\text{damp}}^{i}=1$, $k_{j}=1$ and $k_{\text{svr}}^{i}=3$. (b) $k_{\text{damp}}^{i}=5$, $k_{j}=1$ and $k_{\text{svr}}^{i}=3$. (c) $k_{j}=0.1$, $k_{\text{damp}}^{i}=1$ and $k_{\text{svr}}^{i}=3$. (d) $k_{j}=2.0$, $k_{\text{damp}}^{i}=1$ and $k_{\text{svr}}^{i}=3$. (e) $k_{\text{svr}}^{i}=3$, $k_{j}=1$ and $k_{\text{damp}}^{i}=1$. (f) $k_{\text{svr}}^{i}=10$, $k_{j}=1$ and $k_{\text{damp}}^{i}=1$.

From Figure 4.18(a) and (b), larger k_j can make v_{out} change slower, reduce oscillation frequency and suppress RoCoV (δv_{bus}). It can be seen from Figure 4.18(c) and (d) that increasing k_{damp}^i can improve the system damping and reduce TVN. In addition, as depicted in Figure 4.18(e) and (f), growing k_{syr}^i can eliminate the static voltage deviation and accelerate the recovery of v_{bus} , representing grid stiffness of rejecting disturbance.

It can be obviously seen from Figure 4.19(a) and (b) that larger $k_{\text{damp}}^{\text{v}}$ can decline TVN because of its damping properties. In addition, v_{bus} can recover faster to the rated values and the static voltage deviation is removed due to the integral effect of SVR. From Figure 4.19(c) and (d), smaller ω_{c} can reduce the TVN and make v_{bus} response slower (smaller RoCoV), which indicates the improved inertia and is better for the stability. This is because ESS can supplies more inertia power to compensate the unbalanced power.




Figure 4.18: Experiment results of cm-IDC when PV generation fluctuating. (a) k_j =0.1, k'_{damp} =1 and k'_{svr} =5. (b) k_j =2.0, k'_{damp} =1 and k'_{svr} =5. (c) k'_{damp} =1, k_j =1 and k'_{svr} =3. (d) k'_{damp} =5, k_j =1 and k'_{svr} =3. (e) k'_{svr} =2, k_j =1 and k'_{damp} =1. (f) k'_{svr} =10, k_j =1 and k'_{damp} =1.

(d) The comparison with droop curve swing method:

In this case, the performance comparison analysis of the proposed cm-IDC with the droop curve

swing method in [90] is carried out, when i_{pv} =0A, the initial EV charging load R=10 Ω (P_{const} =1 kW), and EV charging load is changed by P_{dis} =1kW (increasing and then decreasing). The corresponding experiment results is shown in Figure 4.20.




Figure 4.19: Experiment results of vm-IDC when PV generation fluctuating. (a) $k_{\text{damp}}^{\text{v}}=1$ and $\omega_{\text{c}}=10$. (b) $k_{\text{damp}}^{\text{v}}=20$ and $\omega_{\text{c}}=10$. (c) $\omega_{\text{c}}=100$ and $k_{\text{damp}}^{\text{v}}=2$. (d) $\omega_{\text{c}}=3$ and $k_{\text{damp}}^{\text{v}}=2$.




Figure 4.20: HIL experiment results of comparison with droop curve swing method. (a) Droop curve swing method. (b) cm-IDC: $k_j=1$, $k_{damp}^i=5$ and $k_{svr}^i=0$. (c) cm-IDC: $k_j=1$, $k_{damp}^i=5$ and $k_{svr}^i=2$.

From Figure 4.20(a), the system inertia could be improved to suppress RoCoV by swinging the droop curve with response to the transient voltage variation. However, compared with Figure 4.20(b) and (c), Figure 4.20(a) presents a relatively large steady-state voltage deviation inherent in droop control. According to equation (4.7b), k_{damp}^{i} represents a damping term and has droop

coefficient feature to reduce the voltage deviation, and the SVR loop represented by $k_{\text{syr}}^{\text{i}}$ can eliminate the steady-state voltage deviation. The corresponding experiment results of cm-IDC are shown in Figure 4.20(b) and (c). It can be concluded from above analysis that the droop curve swing method cannot ensure sufficient damping and remove the steady-state voltage deviation, though the necessary system inertia is provided.

4.6 Summary

In order to enhance the inertia of islanded DC-MG and suppress RoCoV during the occurrence of disturbances, this chapter proposes two types of IDC strategy, based on the conclusion that VIDC is essentially an adaptive droop control with a damping loop, and its inertia and damping come from the DVI and the first-order lag link respectively. Firstly, the principles of inertia response from DVI and variable droop resistance are elaborated, and the damping term is redefined to function as a SVR loop and provide damping. Then, based on the unified modeling of IDC and VIDC, a feedback analysis method is proposed to study stability mechanism from multi-view, and the related analytical tool, i.e., a double-coordinate-based phasor diagram, is developed to identify the influences of feedback variables on control effects and observe the motion of voltage under disturbances. Moreover, dynamic performance is estimated and small-signal stability analysis is given for parameter design. Finally, the dSPACE-based HIL experiment validates the theoretical analysis and proposed methods. The main contributions and findings are summarized as follows.

- 1. According to the equivalent model of VIDC, vm- and cm-IDC methods are proposed. DVI is remained in vm-IDC to provide inertia while an adaptive droop algorithm is introduced in the cm-IDC for inertia provision by droop curve swing. The damping term is redefined to function as a SVR loop and provide damping.
- 2. Under the premise of mitigating LFO and reducing RoCoV like VIDC, IDC methods can be more easily implemented on the basis of droop control. And the control structure is thus simplified because there is no need to add a controller or observer.
- 3. It can be concluded from stability mechanism analysis that IDC is of NF with PD, and C_v , $L_{\rm svr}$ and $k_{\rm damp}$ reflect system inertia, stiffness and dissipation properties in phasor diagram, respectively. In the vm-IDC, the virtual inertia is affected by the LPF bandwidth ω_c , and the damping and stiffness are affected by the damping coefficient $k_{\rm damp}^v$, while in the cm-IDC, the inertia, damping and stiffness are represented by $k_{\rm j}$, $k_{\rm damp}^i$, and $k_{\rm svr}^i$.
- 4. From the experiment analysis, decreasing the LPF bandwidth ω_c in the vm-IDC can increase

the system inertia to mitigate the RoCoV, as well as the TVN decreases and the voltage can recover faster because increasing $k_{\text{damp}}^{\text{v}}$ can improve the system damping. On the other hand, increasing k_{j} in the cm-IDC can reduce RoCoV and suppress LFO, $k_{\text{damp}}^{\text{i}}$ mainly affects the oscillation amplitude, while larger $k_{\text{syr}}^{\text{i}}$ can speed up the restoration of v_{bus} to its nominal value.

5 Low-Frequency Oscillation Analysis of Virtual-Inertia-Controlled DC-MG based on Multi-timescale Impedance Model

In addition to the instability risk caused by the negative impedance characteristic of constant power loads (CPLs), the inertia-less property originating from the replacement of rotational machines by power electronic converters also poses a great challenge to the voltage stability of islanded DC microgrids (DC-MGs). As a promising solution, the virtual inertia and damping control based DC-MG (VIDC-DC-MG) has been developed and studied to solve the problems caused by CPLs and the lack of inertia at the same time. Its essence is adding a virtual capacitance to suppress the rate of change of voltage (RoCoV). However, the stability mechanism of virtual inertia and damping control (VIDC), the influence of CPLs on VIDC, and the low-frequency oscillation (LFO) of VIDC-DC-MG with a clear physical significance are less investigated. Besides, there is a lack of proper analysis tool to identify the potential instability factors (the roots of underdamped and unstable modes) of VIDC-DC-MG although VIDC could maintain the stable operation of islanded DC-MG.

To address the aforementioned problem of lacking suitable modeling tool for LFO analysis in VIDC-DC-MG, this chapter proposes a multi-timescale impedance modeling framework as the bridge between white-box and black-box modeling by combining the advantages of the impedance model and the state-space model. The traditional impedance model is expanded to an *impedance circuit* composed of *loop virtual impedances* (LVIs) that visualize the abstract control loops within different bandwidths. The multi-timescale impedance model with gray-box model property could be converted into a white-box or black-box model, according to the analysis necessity. This multi-timescale impedance modeling method is proposed based on the idea of equating the control loops as virtual impedances, thus, this modeling and analysis method can be extended to AC microgrid, as a universal modeling method.

The interaction stability mechanism and the optimization of stabilization control of VIDC-DC-MG are explored systematically in this chapter. In addition to the establishment and analysis of the multi-timescale impedance model, more comprehensive and in-depth investigation has been

performed on the low-frequency oscillation mechanism, the physical interpretation of the control process, the identification of instability factors, and the stability enhancement methods.

This chapter focuses on the mechanism analysis and mitigation method of low-frequency oscillations. Control loops of different timescales are visualized as independent LVIs in this modeling framework, and the interaction between control loops is interpreted by the interconnection of LVIs. This intuitive impedance model reflects the system dynamics at different timescales. The impedance properties (i.e., resistive, capacitive, inductive) of the control loops/parameters and their impedance-shaping effects are illustrated at different timescales by simplifying the LVIs to *RLC* models in different bandwidths. Hence, the control parameters are given a clear physical meaning. The derived *RLC* circuit reveals the *LC* impedance interaction in different bandwidths and explains the low-frequency oscillation in the voltage-loop and inertia-loop bandwidths emphatically. Moreover, the instability factors are discovered by fully identifying the non-passive region of LVIs. Thus, a dynamic stability enhancement method is proposed to cancel the non-passive impedance and improve the high frequency inertia. The stability of VIDC-DC-MG is assessed by the impedance passivity.

The content of this chapter has been published in "IEEE transaction on sustainable energy" [M1].

5.1 DC-MG Description and Discussion about VIDC

5.1.1 System configuration

On the basic of Figure 1.1, a typical diagram of islanded DC-MG is shown in Figure 5.1, mainly including four different types of components, i.e., photovoltaics (PV) unit, one energy storage system (ESS), CPL and constant current load (CCL). It is worth noting that this research focuses on the islanded DC-MG with only one single ESS, and the dynamic stability of multi-parallel ESS will be carried out in the future. PV is connected to the DC bus with boost converter and $P_{\rm pv}(i_{\rm pv})$ is its generation power. CPL and CCL are connected to the DC bus with buck converters. The circuit of boost and buck converters can be obtained from literature [54]. $P_{\rm cpl}$ and $P_{\rm ccl}$ refer to their consuming power. Normally, ESS is composed of battery and employs bidirectional dc converter (BiC, i.e., the b-BiC in Figure 5.1) for charging and discharging [54]. $P_{\rm out}$ is ESS's output power. Positive/negative $P_{\rm out}$ refer to discharging/charging modes. The circuit parameters are from [54].

Most of the terminals are connected to DC bus via power electronic converters, resulting in the system low inertia and poor damping. DC voltage oscillates or becomes unstable when the

islanded DC-MG suffers from power fluctuation from PV or CPL. Therefore, VIDC is proposed to improve the dynamic stability and reduce the rate of change of voltage (RoCoV) by taking full advantage of ESS's inertia support capacity.

In order to take good use of the complementary advantages of battery and super-capacitor (SC) in energy and power density, SC is added in Figure 5.1 to constitute hybrid-ESS (HESS). Hence, the traditional VIDC's shortcoming (i.e., only absorbing low-frequency power fluctuation) is overcome. SC is also connected to the DC bus via BiC (the SC-BiC of Figure 5.1). The control and mathematical model of SC-BiC will be presented later.




Figure 5.1: The layout of the studied islanded DC-MG.

5.1.2 Virtual inertia and damping control

Figure 5.2 depicts the circuit of b-BiC and the structure of VIDC. It is worth noting that SC-BiC has the same circuit structure as b-BiC, but the control method of SC-BiC is different, which will be introduced in detail in *Section 5.3*.

 v_{in} and i_{s} are the input voltage and current, v_{out} and i_{out} are the output voltage and current. L_{s} and R_{s} are the filter inductor and its parasitic resistance, C_{out} is the filter capacitor. v_{dcn} is the rated value of DC bus voltage.

$$\frac{(v_{\text{dcn}} - v_{\text{out}})}{R_{\text{di}}} - i_{\text{out}} - i_{\text{vd}} - i_{\text{svr}} = J_{\text{vir}} \frac{d(v_{\text{ref}} - v_{\text{dcn}})}{dt}$$
(5.1a)

damping component:
$$i_{vd} = k_{vd}(v_{ref} - v_{out})$$
 (5.1b)

inertia component:
$$i_{\text{iner}} = J_{\text{vir}} \frac{d(v_{\text{ref}} - v_{\text{dcn}})}{dt}$$
 (5.1c)

stiffness component:
$$i_{\text{svr}} = k_{\text{svr}} \int (v_{\text{ref}} - v_{\text{dcn}}) dt$$
 (5.1d)

VIDC has been proposed to improve voltage stability, including droop control, virtual inertia

loop and dual loop control [84]. The inertia control equation is in (5.1). R_d is a virtual resistance simulating the droop characteristics. $G_v(s)$ and $G_i(s)$ are the voltage- and current-loop controller. $G_{pwm}=1/300$ is the modulation gain. d is the duty ratio and v_{ref} is the voltage-loop instruction. J_{vir} and k_{vd} is the introduced inertia coefficient and damping coefficient to enlarge the equivalent DC capacitor and improve dissipation characteristics. Based on the circuit equivalence that inductor behaves as short circuit at long-time scale while open circuit at short-time scale, a secondary voltage recovery (SVR) loop is proposed, as shown in (5.1d), to enhance the system stiffness and remove the steady-state voltage difference caused by R_d . k_{svr} is the stiffness coefficient. The control and circuit parameters are shown in Tables 5.1 and 5.2, which are referred from Ref. [54]. The bandwidth of the current-, voltage- and inertia-loop are set as $\omega_c=1160 \text{rad/s}$, $\omega_v^b=167 \text{rad/s}$, and $\omega_{iner}\approx10 \text{rad/s}$. However, low-frequency oscillation still exists, though VIDC is adopted.

Table 5.1 Control parameters of VIDC strategies

Control loop	Items	Value
VIDC	Inertia coefficient $J_{\rm vir}$	0.05
	Virtual damping $k_{\rm vd}$	0.5
	Stiffness coefficient k_{svr}	0.75
voltage-loop controller $G_{\rm v}(s)$	Proportional gain k_{vp}	1
	Integral gain k_{vi}	10
current-loop controller $G_i(s)$	Proportional gain k_{ip}	5
	Integral gain k_{ii}	20

Table 5.2 System parameters of the studied islanded DC-MG

Subsystem	Parameters	Magnitude
	Input voltage <i>v</i> _{in}	100V
Bidirectional DC con-	Input filter inductor $L_{\rm s}/R_{\rm s}$	$0.1 \mathrm{mH}/0.01\Omega$
verter	Capacitance C_{out}	3000μF
	Switching frequency	10kHz
	Load voltage vout_buck	100V
	Load power $P_{\rm cpl}\left(R\right)$	$2000\mathrm{W}(5\Omega)$
Buck converter	Input capacitance C_{in}	1200 μF
	Filter inductor $L_{\rm f}/R_{\rm f}$	$4 \text{ mH}/0.01\Omega$
	Output capacitance $C_{\rm f}$	3000 μF
	DC bus voltage v_{bus}	300 V
DC bus	DC bus capacitance C_{bus}	3000 μF
	Line impedance $R_{\text{line}}/L_{\text{line}}$	$0.01~\Omega/0.1~\mathrm{mH}$




Figure 5.2: The circuit of b-BiC and its VIDC strategy.

5.1.3 Equivalent two-terminal model of islanded DC-MG

It can be observed from Figure 5.1 that the studied islanded DC-MG is composed of four units, i.e., the PV unit, the ESS, the CCL unit and the CPL unit. Generally, this DC-MG can be equivalent to a source-load two terminal system [115]. (1) 'Load' terminal refers to the PV unit in power control mode, the CCL unit and the CPL unit. (2) 'Source' terminal refers to the ESS.

(a) the mathematical model of 'load' terminal units:

PV and CCL units: The mathematical models of PV and CCL are current sources i_{pv} and i_{ccl} .

CPL unit: The power characteristic of CPL is

$$P_{\rm cpl} = v_{\rm out} \cdot i_{\rm cpl} \tag{5.2}$$

where i_{cpl} is the input current of CPL.

Using the 1st-order Taylor series, (5.2) is expanded into (5.3).

$$i_{\rm cpl} = 2 \cdot \frac{P_{\rm cpl}}{V_{\rm out}} - \frac{P_{\rm cpl}}{V_{\rm out}^2} \cdot v_{\rm out}$$
 (5.3a)

$$i_{\rm cpl} = I_{\rm cpl} + \Delta i_{\rm cpl} = \frac{P_{\rm cpl}}{V_{\rm out}} - \frac{P_{\rm cpl}}{V_{\rm out}^2} \cdot \Delta v_{\rm out}$$
 (5.3b)

$$I_{\rm cpl} = \frac{P_{\rm cpl}}{V_{\rm out}}, \quad R_{\rm cpl} = \frac{\Delta v_{\rm out}}{\Delta i_{\rm cpl}} = -\frac{V_{\rm out}^2}{P_{\rm cpl}}$$
 (5.3c)

where $I_{\rm cpl}$ and $V_{\rm out}$ are the steady-state current and voltage. $R_{\rm cpl}$ is the small-signal impedance of CPL, a negative incremental impedance. Define ' Δ ' as the small-signal term of each variable.

(b) the mathematical model of 'source' terminal unit:

The 'source' terminal represents the bus voltage regulation, i.e., the b-BiC, which is essentially a controlled voltage source with multi-timescale impedance reshaped by control loops.

According to the small-signal model of b-BiC in literature [84], the transfer function between i_{out} and d can be deduced as shown in (5.4). According to the control diagram of b-BiC shown in Figure 5.2 and equation (5.4), b-BiC can be equivalent to a controlled current source, that is, the mathematical model of the 'source' terminal in Figure 5.3(a).

$$G_{\rm id}(s) = \frac{\Delta i_{\rm s}}{\Delta d} = \frac{C_{\rm out} v_{\rm dcn} s + (1 - D) I_{\rm s}}{L_{\rm s} C_{\rm out} s^2 + R_{\rm s} C_{\rm out} s + (1 - D)^2}$$
(5.4)

Since there is only one ESS in the studied DC-MG to maintain bus voltage balance, according to Kirchhoff's current law, the output current of 'source' terminal (b-BiC) is the sum of the currents of the other three units, that is, $i_{\text{out}}=i_{\text{ccl}}+i_{\text{cpl}}-i_{\text{pv}}$.

Subsequently, based on the mathematical model of these four units, the equivalent two-terminal model can be obtained, as shown in Figure 5.3(a). μ =1/3 is the ratio of i_{out} to i_{s} .

To facilitate the derivation of multi-timescale impedance model, some simplifications have been made to Figure 5.3(a):

- ➤ Loop 1 in Figure 5.3(a) is changed into loops i and ii in Figure 5.3(b).
- \triangleright In order to study the influence of CPL on the 'source' terminal, the small-signal component of CPL $\Delta i_{\rm cpl}$ is separated from the output current $i_{\rm out}$. According to equation (5.3b), the current introduction nodes have been modified as shown in the Figure 5.3(b).




Figure 5.3: Equivalent two-terminal model of DC-MG considering CPL. (a) Original model. (b) Assigning CPL to 'source' terminal. (c) Simplified model.

After the modification, the branch of R_{cpl} is rearranged into the 'source' terminal. Correspondingly, the output current of 'source' terminal is redefined as: $i_{out}=i_{ccl}+I_{cpl}-i_{pv}$. The simplified two-terminal model is shown in Figure 5.3(b).

According to $\Delta i_{\rm cpl} = \Delta v_{\rm out}/R_{\rm cpl}$, Figure 5.3(b) is further simplified Figure 5.3(c). The $v_{\rm dcn}$ branches in the inertia- and current-loop (introduced by $R_{\rm cpl}$) arranged into the droop loop, thus a transfer function $H_1(s)$ is generated, as expressed in (5.5a).

From Figure 5.3, $H_{vir}(s)$ is the inertia-loop transfer function, as shown in (5.5b) and (5.5c). The inertia loop is changed by SVR from a 1st-order loop into a 2nd-order loop, and its impact on

low-frequency oscillation is analyzed in **Section 5.2**.

$$H_{1}(s) = \frac{1}{\left(\frac{1}{R_{d}} - k_{vd} + \frac{1}{R_{cpl}}\right) H_{vir}} + \frac{1}{\mu \cdot R_{cpl} \cdot \left(\frac{1}{R_{d}} - k_{vd} + \frac{1}{R_{cpl}}\right) H_{vir} G_{v} G_{icl}}$$
(5.5a)

$$H_{\rm vir}(s) = s/(s^2 J_{\rm vir} + s k_{\rm vd} + k_{\rm svr}), \qquad \text{with SVR}$$
 (5.5b)

$$H_{\text{vir}}^{\text{T}}(s) = 1/(k_{\text{vd}} + sJ_{\text{vir}}), \quad \text{without SVR}$$
 (5.5c)

5.2 Multi-timescale Impedance Modelling

In this section, the multi-timescale impedance model is derived and it consists of discrete LVI elements reflecting the impedance-shaping effect of control loops. The non-passive region of LVI is identified and the physical nature of control loops/parameters (stability mechanism) is interpreted by fully analyzing the impedance characteristics of each LVI. The low-frequency oscillation is illustrated by *LC* interaction of different timescales and dynamic coupling among different timescales.

5.2.1 Methodology: mapping between virtual impedance and controlledsource

The essence of b-BiC is a controlled voltage source and its output impedance shaped by control loops describes external dynamics. State variables, fed back to different control loops, would make control loops equivalent to virtual impedances and affect the system stability at various timescales.




Figure 5.4: Equivalent virtual impedance of controlled source. (a) Self-controlled voltage source. (b) Self-controlled current source. (c) General example.

The virtual impedance of controlled source is discussed firstly, which is regarded as the methodology for multi-timescale virtual impedance modelling. The impedance characteristics of

controlled source is shown in Figure 5.4(a) and (b). On the basis of Ohm's law and Superposition theorem, a self-current-controlled voltage source can be converted into series impedances, while a self-voltage-controlled current source can be equivalent to a parallel admittance. Based on these fundamental cases, a more general example is explained in Figure 5.4(c): the equivalent impedance derivation of an external-voltage-and-current-controlled voltage source. According to Ohm's law, Superposition theorem, Norton's theorem and Thevenin's theorem, it is derived step-by-step into a series-parallel-form impedance. Similarly, the control loops of b-BiC can converted into virtual impedances connected in series or in parallel at the output port and their position depends on the feedback variables. They affect voltage stability at different timescales due to their different origination in control system.

5.2.2 Derivation and analysis of multi-timescale impedance

The accurate multi-timescale impedance model of VIDC-DC-MG is established. Dynamic characteristics of each loop is presented by analyzing relevant LVIs. The significance and function of control parameters are clarified from impedance-reshaping perspective, and the low-frequency oscillation is explained from *LC*-interaction view.

(a) voltage-loop virtual impedance model:

According to the equivalent source-load two-terminal model of DC-MG in Figure 5.3, the voltage-loop mathematical model is shown in Figure 5.5(a). First, the controlled voltage source model of b-BiC in Figure 5.5(a) is transformed to a **controlled current source model**, as shown in Figure 5.5(b). The closed current-loop gain $G_{icl}(s)$ is derived as (5.6a). It can be seen from Figure 5.5(b) that CPL is equivalent to a negative resistance R_{cpl} in parallel with the output capacitor C_{out} . Subsequently, the derivation of voltage-loop virtual impedance is illustrated in Figure 5.5(c).

From Figure 5.5(c), the voltage-controlled b-BiC is represented as a Norton equivalent source: a current source $v_{\text{ref}} Y_{\text{vl}}(s)$ in parallel with the voltage-loop virtual impedance $Z_{\text{vcl}}(s)$, as represented by (5.6b). It can be concluded from Figure 5.5(c) and (5.6b) that the voltage-loop virtual impedance $Z_{\text{vcl}}(s)$ is the parallel connection of $Y_{\text{vl}}(s)$, C_{out} and R_{cpl} , expressed as (5.6c). In order to facilitate the low-frequency oscillation mechanism analysis, the parallel connection of $Y_{\text{vl}}(s)$ and the output capacitor C_{out} is redefined as the sub-impedance $Z_{\text{v}}(s)$ of $Z_{\text{vcl}}(s)$, as shown in (5.6d), which is a generalized parallel RLC model restrained by the $G_{\text{icl}}(s)$. The passive branches of this generalized RLC model are R_{v} , L_{v} and C_{v} . Correspondingly, voltage-loop controller $G_{\text{v}}(s)$ is mapped to the virtual admittance component $Y_{\text{vl}}(s)$ of $Z_{\text{v}}(s)$, as shown in (5.6e), adding a

resistor R_v given by k_{vp} and an inductor L_v given by k_{vi} .




Figure 5.5: Derivation of voltage-loop virtual impedance model and its *RLC* model. (a) Voltage-loop mathematical model. (b) Norton equivalent model. (c) Virtual impedance derivation. (d) Thevenin equivalent model. (e) *RLC* circuit.

$$G_{\rm icl}(s) = \frac{G_{\rm i}(s)G_{\rm pwm}G_{\rm id}(s)}{1 + G_{\rm i}(s)G_{\rm pwm}G_{\rm id}(s)}$$
(5.6a)

$$i_{\text{out}} = v_{\text{ref}} Y_{\text{vl}}(s) - v_{\text{out}} Y_{\text{vl}}(s) - C_{\text{out}} \frac{dv_{\text{out}}}{dt} - \frac{v_{\text{out}}}{R_{\text{cpl}}} = v_{\text{ref}} Y_{\text{vl}} - \frac{v_{\text{out}}}{Z_{\text{vcl}}}$$
(5.6b)

$$Z_{\text{vcl}} = Y_{\text{vl}}(s) \mid\mid sC_{\text{out}}\mid\mid R_{\text{cpl}} = Z_{\text{v}}(s)\mid\mid R_{\text{cpl}}$$
 (5.6c)

$$Z_{v}(s) = \frac{1}{Y_{vl}(s)||sC_{v}|} = \frac{1}{\mu k_{vp}G_{icl}(s) + \frac{k_{vi}\mu G_{icl}(s)}{s} + sC_{v}} = \frac{1}{\frac{1}{R_{v}} + \frac{1}{sL_{v}} + sC_{v}}$$
(5.6d)

$$Y_{\rm vl}(s) = \mu k_{\rm vp} G_{\rm icl}(s) + \frac{k_{\rm vi} \mu G_{\rm icl}(s)}{s} = \frac{1}{R_{\rm v}} + \frac{1}{sL_{\rm v}}$$
 (5.6e)

On the basis of Figure 5.5(c), the voltage-controlled b-BiC is further transformed into a **Thevenin equivalent circuit**: a voltage source in series with voltage-loop virtual impedance $Z_{vcl}(s)$, as shown in Figure 5.5(d). The output voltage can be represented by (5.7a), where $G_{vcl}(s)$ is the voltage closed-loop gain as shown in (5.7b).

Within the voltage-loop bandwidth, current loop can be equivalent to a unity-gain loop $G_{icl}(s)\approx 1$, and $Z_v(s)$ can be thus simplified into a generic parallel RLC model. The related passive elements of RLC circuit can be expressed as (5.7c). Accordingly, the voltage-loop virtual impedance $Z_{vcl}(s)$ can be expressed as passive elements, as depicted in Figure 5.5(e).

$$v_{\text{out}} = v_{\text{ref}}G_{\text{vcl}}(s) - i_{\text{out}}Z_{\text{vcl}}(s)$$
 (5.7a)

$$G_{\text{vcl}}(s) = Y_{\text{vl}}(s)Z_{\text{vcl}}(s) = G_{\text{v}}(s)G_{\text{icl}}(s)\mu Z_{\text{vcl}}(s)$$
(5.7b)

$$R_{\rm v} = \frac{1}{\mu k_{\rm vp} G_{\rm icl}(s)} \approx \frac{1}{\mu k_{\rm vp}}, L_{\rm v} = \frac{1}{k_{\rm vi} \mu G_{\rm icl}(s)} \approx \frac{1}{\mu k_{\rm vi}}, C_{\rm v} = C_{\rm out}$$
 (5.7c)

As displayed in Figure 5.5(e) and equation (5.7c), the voltage-loop controller interacts with the output capacitor C_{out} to generate a LFO mode within voltage-loop bandwidth, as well as the parallel negative resistance R_{cpl} given by CPL is of negative damping property, can reduce the voltage-loop damping, and exacerbate LFO. Hence, the interaction between the voltage loop controller and the output capacitor is the leading cause of voltage-loop LFO. The analysis of $Z_{\text{v}}(s)$ is conducted while R_{cpl} is regarded as a reducing-damping factor.

Accordingly, the voltage-loop control effect is elaborated from impedance-shaping perspective, as shown in Figure 5.5(e). The circuit equivalence of inductor is shown in (5.8) that inductor behaves as short circuit in long-time limit and is an open circuit in short-time limit. When i_{out} rises by Δi_{out} due to power disturbance, L_{v} is an open circuit in short-time limit. v_{out} will drop by $\Delta v_{\text{out}} = \Delta i_{\text{out}} \cdot R_{\text{v}}$, so that i_{out} will increase to compensate power mismatch. $R_{\text{v}}(1/k_{\text{vp}})$ determines the amplitude of Δv_{out} under the same Δi_{out} . In the long-time limit, L_{v} is short circuit and i_{out} shifts from R_{v} to L_{v} path, so that the voltage deviation is eliminated. Based on (5.9b), decreasing $L_{\text{v}}(1/k_{\text{vi}})$ speeds up the dynamic process with the same R_{v} . Although smaller R_{v} limits the voltage fluctuations amplitude Δv_{out} , it will also extend the adjustment time. Thus, $Z_{\text{v}}(s)$ ensures v_{out} quickly tracks v_{ref} .

$$\begin{cases} t \to \infty \colon \lim_{s \to 0} sL_{\rm v} = 0, & \text{short circuit} \\ t \to 0 \colon \lim_{s \to \infty} sL_{\rm v} = \infty, & \text{open circuit} \end{cases}$$
 (5.8)

$$\Delta v_{\text{out}} = \Delta i_{\text{out}} \cdot R_{\text{v}} \tag{5.9a}$$

$$\Delta i_{\text{out}} \approx \frac{\int \Delta v_{\text{out}} \, dt}{L_{\text{v}}} = \frac{\int \Delta i_{\text{out}} \cdot R_{\text{v}} \, dt}{L_{\text{v}}} \to \Delta t \approx \frac{L_{\text{v}}}{R_{\text{v}}}$$
 (5.9b)

The frequency response of $Z_v(s)$, its RLC model and $G_{vcl}(s)$ is shown in Figure 5.6. From Figure 5.6(a), the dashed line represents the generic RLC model, i.e., $Z_v(s)$ ignoring the current-loop gain. As shown in Figure 5.6(a), the bode plot of voltage-loop virtual impedance $Z_v(s)$ is consistent with that of its RLC model within the voltage-loop bandwidth, which proves the accuracy of the RLC model. The theoretical explanation is that $G_{icl}(s)$ can be ignored at voltage-loop timescale (i.e., $G_{icl}(s) \approx 1$ holds).




Figure 5.6: Frequency response analysis of voltage loop. (a) $Z_v(s)$ and RLC model. (b) $G_{vcl}(s)$.

From Figure 5.6(a), the L_vC_v impedance interaction induces low-frequency oscillation at voltage-loop timescale. The oscillation frequency ω_v can be obtained from (5.10). Increasing k_{vp} can suppress the peak value of $Z_v(s)$, thereby reducing Δv_{out} caused by power disturbance. k_{vi} affects the inductive component of $Z_v(s)$ and reduces the impedance amplitude at low-frequency range, eliminating steady-state voltage deviation. This analysis is consistent with Figure 5.6(b) that the steady-state gain of $G_{vcl}(s)$ is 1 due to the short-circuit effect of L_v . Increasing k_{vi} and k_{vp} can broaden the bandwidth and shorten the adjustment time. Increasing k_{vp} can also suppress Δv_{out} . In addition, the negative resistance characteristic of CPL reduces the voltage-loop damping and aggravate the oscillation. This analysis agrees with RLC model analysis of Figure 5.5(e).

$$\omega_{\rm v} = 1/\sqrt{L_{\rm v}C_{\rm v}} < \omega_{\rm v}^{\rm b} \tag{5.10}$$

(b) inertia-loop virtual impedance model:

On the basis of the voltage-loop Thevenin equivalent model in Figure 5.5(d), the inertia-loop mathematical model can be represented by Figure 5.7(a). Accordingly, Figure 5.7(b) can be deduced from Figure 5.7(a) by block diagram algebra. As displayed in Figure 5.7(b), the inertia

loop can be also regarded as an LVI.

From Figure 5.7(b), the current-controlled b-BiC is rearranged to a **Thevenin equivalent circuit**: a voltage source $i_{\text{out}}^{\text{ref}} Z_{\text{vir}}(s)$ in series with a virtual impedance $(Z_{\text{vcl}} + Z_{\text{vir}})$, as expressed in (5.11a). $Z_{\text{vir}}(s)$ is the derived inertia-loop virtual impedance as shown in (5.11b) and its physical essence is a generalized *RLC* circuit influenced by the $G_{\text{vcl}}(s)$, as shown in (5.11c). The passive branches of this generalized *RLC* model is R_{vir} , L_{vir} and C_{vir} .

Subsequently, based on Figure 5.7(b), the current-controlled b-BiC is transformed into a **Norton circuit**: a current source $i_{\text{out}}^{\text{ref}}G_{\text{vir}}(s)$ in parallel with virtual impedance ($Z_{\text{vcl}}+Z_{\text{vir}}$), as shown in Figure 5.7(c). The output current can be represented by (5.11d), where $G_{\text{vcl}}(s)$ is the closed inertia-loop transfer function as shown in (5.11e).




Figure 5.7: Derivation of inertia-loop virtual impedance model and its *RLC* model. (a) Inertia-loop mathematical model. (b) Inertia-loop virtual impedance derivation. (c) Norton equivalent circuit. (d) *RLC* model.

$$v_{\text{out}} = i_{\text{out}}^{\text{ref}} H_{\text{vir}} G_{\text{vcl}} - i_{\text{out}} \left(Z_{\text{vir}}(s) + Z_{\text{vcl}}(s) \right)$$
 (5.11a)

$$Z_{\text{vir}}(s) = H_{\text{vir}}(s)G_{\text{vcl}}(s) \tag{5.11b}$$

$$Z_{\text{vir}}(s) = \frac{1}{\frac{sJ_{\text{vir}}}{G_{\text{vcl}}(s)} + \frac{k_{\text{vd}}}{G_{\text{vcl}}(s)} + \frac{k_{\text{svr}}}{sG_{\text{vcl}}(s)}} = \frac{1}{sC_{\text{vir}} + \frac{1}{R_{\text{vir}}} + \frac{1}{sL_{\text{vir}}}}$$
(5.11c)

$$i_{\text{out}} = i_{\text{out}}^{\text{ref}} G_{\text{vir}}(s) - \frac{v_{\text{out}}}{Z_{\text{vir}} + Z_{\text{vol}}}$$
 (5.11d)

$$G_{\text{vir}}(s) = \frac{H_{\text{vir}}(s)G_{\text{vcl}}(s)}{Z_{\text{vir}}(s) + Z_{\text{vcl}}(s)}$$
(5.11e)

At the inertia-loop timescale, voltage loop can be equivalent to a unity-gain loop $G_{\text{vcl}}(s)\approx 1$, because $Z_{\text{vcl}}(s)$ can be regarded as a short circuit due to the equivalent circuit of inductor. From (5.11b), $Z_{\text{vir}}(s)$ can thus be simplified into $H_{\text{vir}}(s)$. The generalized RLC model can be reduced into a generic parallel RLC model within inertia-loop bandwidth and the passive branches are defined as (5.12). Further, the RLC model of $Z_{\text{vir}}(s)$ within inertia-loop bandwidth is depicted in Figure 5.7(d), to illustrate the control effect of inertia loop from the impedance-shaping view.

$$R_{\text{vir}} = \frac{G_{\text{vcl}}(s)}{k_{\text{vd}}} \approx \frac{1}{k_{\text{vd}}}, L_{\text{vir}} = \frac{G_{\text{vcl}}(s)}{k_{\text{svr}}} \approx \frac{1}{k_{\text{svr}}}, C_{\text{vir}} = \frac{J_{\text{vir}}}{G_{\text{vcl}}(s)} \approx J_{\text{vir}}$$
(5.12)

From Figure 5.7(d), the control effect of inertia loop can be also explained from impedance-reshaping perspective. Note that, the control goal of inertia loop focuses on mitigating voltage oscillations and reducing RoCoV, rather than tracking instruction accurately and quickly as voltage loop does. It can be clearly observed from the Norton model that a virtual capacitor C_{vir} is added to suppress voltage oscillation by absorbing or supplying imbalance power. The system inertia is enhanced by exploring the auxiliary power of ESS and thus the voltage stability is improved. Also, it can be concluded from the Thevenin model that R_{vir} limits the voltage fluctuation amplitude Δv_{out} by analogy with (5.9), while L_{vir} behaves as short-circuit and performs as SVR loop to eliminate steady-state voltage error $v_{\text{error}} = v_{\text{dcn}} - v_{\text{ref}}$. k_{svr} , k_{vd} , and J_{vir} characterize system stiffness, dissipation and inertia, which correspond to the abilities of recovery, damping and disturbance rejection at inertia-loop timescale.

$$\omega_{\rm vir} = 1/\sqrt{L_{\rm vir}C_{\rm vir}} \tag{5.13}$$

The frequency response of $Z_{vir}(s)$, RLC model and $G_{vir}(s)$ is shown in Figure 5.8. The frequency response of the inertia-loop virtual impedance $Z_{vir}(s)$ and that of its RLC model $H_{vir}(s)$, when k_{svr} =0.1, k_{vd} =1.5, and J_{vir} =0.2, is shown in Figure 5.8(a). Their bode plots are basically the same at the inertia-loop timescale, which proves the correctness of the RLC model. Notably, J_{vir} shapes $Z_{vir}(s)$ to capacitive at high frequency, while k_{svr} shapes the $Z_{vir}(s)$ from resistive to inductive at low frequency. Hence, the SVR loop changes the inertia loop from a 1st-order filter loop to a 2nd-order oscillation loop ($L_{vir}C_{vir}$). This will induce low-frequency oscillation at the

inertia-loop timescale. Its natural oscillation frequency is represented as (5.13). Theoretically, this $L_{\rm vir}C_{\rm vir}$ low-frequency oscillation can be suppressed by appropriate $k_{\rm vd}$, which is however hindered by the positive feedback of $k_{\rm vd}$ in droop loop, (which will be introduced later). SVR loop makes $Z_{\rm vir}$ zero impedance at DC, indicating increased system stiffness and zero steady-state error. The phase lag of $G_{\rm vcl}$ introduces a negative impedance region to $Z_{\rm vir}(s)$ at high frequency (beyond the inertia-loop bandwidth), which might devastate the stability. As displayed in Figure 5.8(b), the inertia-loop bandwidth $\omega_{\rm iner}$ is about 10rad/s, and thus inertia loop can be equivalent to a low-pass filter loop with an oscillation modal, indicating battery cannot compensate for high-frequency disturbances (solved by SC in **Section 5.3**).




Figure 5.8: Frequency response analysis of inertia loop. (a) $Z_{vir}(s)$. (b) $G_{vir}(s)$.

(c) droop-control virtual impedance model:

As shown in Figure 5.9, the droop control can also be represented by a virtual impedance model. Continuing from the inertia-loop impedance derivation, the droop-loop mathematical model is shown in Figure 5.9(a). By using Block Diagram Algebra, Figure 5.9(a) can be rearranged into Figure 5.9(b), a controlled current source. The source output current is expressed in (5.14a).

Further, based on Ohm's Law and Superposition Theorem, all the droop-loop feedback loops are regarded as virtual admittance as illustrated in Figure 5.9(c), which represents the voltage-controlled b-BiC as a **Norton circuit**: a voltage-controlled current source $v_{\text{dcn}} \cdot Y_{\text{vi}}$ in parallel with admittance $Y_{\text{droop}} + Y_{\text{vd}} + Y_{\text{cpl}}$, as defined in (5.14c-e). From equations (5.14c-e), Y_{vd} is the admittance generated by inertia control, Y_{cpl} represents the interaction between droop control

and CPL, and Y_{droop} is the droop-control virtual admittance.


$$i_{\text{out}} = v_{\text{dcn}} \cdot Y_{\text{vi}} - v_{\text{out}} \left(Y_{\text{cpl}} + Y_{\text{vd}} + Y_{\text{droop}} \right) - \frac{v_{\text{out}}}{Z_{\text{vir}} + Z_{\text{vcl}}}$$
(5.14a)

$$Y_{vi}(s) = (1 + H_1)(\frac{1}{R_d} - k_{vd} + \frac{1}{R_{cpl}})G_{vir}$$
 (5.14b)


$$Y_{\rm vd}(s) = -k_{\rm vd}G_{\rm vir} \tag{5.14c}$$

$$Y_{\rm cpl}(s) = G_{\rm vir}/R_{\rm cpl} \tag{5.14d}$$

$$Y_{\rm droop}(s) = G_{\rm vir}/R_{\rm d} \tag{5.14e}$$



Remark: $Y_{vi}(s) = (1 + H_1)(1/R_d - k_{vd} + 1/R_{cpl})G_{vir}(s)$






Figure 5.9: Derivation of droop-control virtual impedance model and the *RLC* model of the total system impedance. (a) Droop-loop mathematical model. (b) Droop-loop virtual impedance derivation. (c) Norton equivalent circuit. (d) Thevenin equivalent circuit. (e) *RLC* model in Norton circuit form. (f) *RLC* model in Thevenin circuit form.

 $i_{
m out}$

Subsequently, the voltage-controlled b-BiC is equivalent to a **Thevenin circuit**: the controlled voltage source $v_{\text{dcn}} \cdot T_v(s)$ in series with the total source-terminal impedance $Z_{\text{sum}}(s)$, as shown in Figure 5.9(d). The voltage-source output voltage is expressed in (5.15a). The total impedance $Z_{\text{sum}}(s)$ is expressed in (5.15b), and $T_v(s)$ is the voltage close-loop gain as shown in (5.15c).

$$v_{\text{out}} = v_{\text{dcn}} \cdot T_{\text{v}}(s) - i_{\text{out}} \cdot Z_{\text{sum}}(s)$$
 (5.15a)

$$Z_{\text{sum}}(s) = (Y_{\text{cpl}} + Y_{\text{vd}} + Y_{\text{droop}})||(Z_{\text{vir}} + Z_{\text{vcl}})$$
 (5.15b)

$$T_{v}(s) = Z_{sum}(s) \cdot Y_{vi}(s) \tag{5.15c}$$

According to the Final Value Theorem, the *RLC* model of Z_{sum} in Norton circuit and Thevenin circuit form are shown in Figure 5.9(e) and (f). Thus, the control function of VIDC can be explained at multi-timescale physically. In Figure 5.9(e) $(s \rightarrow \infty)$: C_v and C_{vir} short-circuit the disturbance current, thus the RoCoV is suppressed. The DC-MG's anti-interference ability is enhanced (inertia). In Figure 5.9(f) $(s \rightarrow 0)$: L_v and L_{vir} short-circuit Y_{droop} , and the voltage deviation caused by droop control is zero. The voltage restoration ability is strengthened (stiffness). From impedance-shaping perspective, the stability mechanism and voltage recovery process are intuitively illustrated at voltage-loop and inertia-loop timescales.




Figure 5.10: Frequency response of droop loop. (a) Y_{droop} , Y_{vd} and Y_{cpl} . (b) Z_{sum} .

The frequency response of each virtual admittance and Z_{sum} is shown in Figure 5.10. Y_{cpl} and Y_{vd} are negative admittances in voltage-loop timescale, weakening the system damping. Thus, the loops a and b in Figure 5.9(b) are of positive feedback (PFB), exacerbating low-frequency oscillation. Moreover, the phase lag of G_{icl} makes Y_{droop} behaves as negative admittance at high frequency (beyond the voltage-loop bandwidth), endangering high-frequency stability. From Figure 5.10(b), Z_{sum} presents a positive impedance characteristic, suggesting that the VIDC-

DC-MG can still operate stably even though the non-passive region of Y_{droop} , Y_{vd} and Y_{cpl} . Thus, the conventional all-in-one impedance model cannot intuitively explain the physical meaning of control parameters, nor can it visually discover the potential instability factors, such as Z_{vir} , Y_{droop} , Y_{vd} and Y_{cpl} , as the proposed multi-timescale impedance model can do.

5.2.3 Positive-feedback-based instability factor analysis and verification of multi-timescale impedance model

Based on the above virtual impedance analysis, non-passive region exists in Y_{vd} and Y_{cpl} . These loops with non-passive region can be visualized as PFB due to their negative damping.

(a) Positive feedback analysis:

Based on Block Diagram Algebra and the proposed impedance model, source-load two-terminal model of VIDC-DC-MG can be simplified to Figure 5.11(a), which illustrates the interaction between 'source' and 'load' terminal. From Figure 5.11(a), the total source-terminal impedance Z_{sum} is also the system bus-impedance. Virtual admittance Y_{vd} and Y_{cpl} can be replaced by voltage-controlled current sources i_{vd_c} and i_{cpl_c} as shown in (5.16). Thus, Figure 5.11(a) is transferred into Figure 5.11(b). From Figure 5.11(b), the output current of 'source' terminal i_{out} consists of four components, as expressed in (5.16c).

$$i_{\text{vd c}} = -Y_{\text{vd}} v_{\text{out}} = k_{\text{vd}} v_{\text{out}} G_{\text{vir}}$$
(5.16a)

$$i_{\rm cpl_c} = -Y_{\rm cpl}v_{\rm out} = -\alpha R_{\rm cpl}v_{\rm out}G_{\rm vir}$$
 (5.16b)

$$i_{\text{out}} = i'_{\text{out}} + i_{\text{vd c}} + i_{\text{cpl c}} - i_{\text{z}}$$
 (5.16c)




Figure 5.11: Feedback-based instability factor analysis. (a) Current-source. (b) Voltage-source.

Assuming that there is a power disturbance in DC-MG to increase load power by $i_{\rm dis}$ as shown in Figure 5.11(b). The output current of the 'source' terminal $i_{\rm out}$ and the input current of 'load' terminal $i_{\rm load}$ will lose balance and power difference occurs. Thus, the system voltage would drop under the action of $C_{\rm vir}$ and $C_{\rm v}$ to compensate for power difference. According to (5.16a-b) and Figure 5.11(b), the dropping $v_{\rm out}$ will reduce the power output of $i_{\rm vd_c}$ and $i_{\rm cpl_c}$, as well as lead to the reduction of $i_{\rm out}$ based on (5.16c). Thus, the power difference between the 'source' and 'load' terminal will be enlarged, which essentially forms PFB leading to further drop of output voltage $v_{\rm out}$. Based on the above analysis, the negative admittances $Y_{\rm cpl}$ and $Y_{\rm vd}$ introduce positive feedback, making it difficult for the DC voltage to converge to the steady-state value, so $Y_{\rm cpl}$ and $Y_{\rm vd}$ are instability factors. Hence, in addition to CPL, $Y_{\rm vd}$ from virtual inertia control also undermines voltage stability.

According to the detailed impedance analysis, a summary of LVIs is shown in Table 5.3. Note that, VIDC-DC-MG is still stabilized, though there are instability factors leading to voltage oscillation due to the coupling among different timescales.

Table 5.3 Summary of multi-timescale impedance model

Control loops	Sym- bol	Physical Interpretation	Remarks	
Voltage- loop PI	$Z_{\rm v}$	A virtual resistor $1/\mu k_{\rm vp}$ and a virtual inductor $1/\mu k_{\rm vi}$, in parallel with $C_{\rm out}$	limited by current-loop gain $G_{icl}(s)$ voltage-loop timescale LC low-frequency oscillation ¹	
	$R_{\rm cpl}$	A negative resistance by CPL in parallel with Z_v	Reducing the system damping ²	
Inertia loop	$Z_{ m vir}$	A virtual resistor $1/k_{\rm vd}$, a virtual inductor $1/k_{\rm svr}$ and a virtual capacitor $J_{\rm vir}$	limited by voltage-loop gain $G_{vcl}(s)$ inertia-loop timescale LC low-frequency improve system inertia at inertia-loop time eliminate steady-state voltage errors (stiff equivalent to a low-pass filtering link ess possible negative damping at high freque and current-loop) ³	nescale fness) entially ³
Droop control	$Y_{ m vd}$	Positive feedback/negative virtual admittance	reduce system damping (within voltage influence	
	$Y_{\rm cpl}$	Positive feedback/negative virtual admittance	loop) ⁴	inertia-loop gain $G_{\text{vir}}(s)$
	$Y_{\rm droop}$	Virtual admittance	negative damping in high frequency (current loop) ³	

Remarks: 1-problem 1, 2-problem 2, 3-problem 3, 4-problem 4.

Problem 1: The *LC* impedance interactions induce low-frequency oscillation in the voltageand inertia-loop timescale.

Problem 2: A negative resistance by CPL is introduced to the voltage loop and thus aggravate the voltage-loop LFO, which is essentially 'source'-'load' terminal interaction.

Problem 3: Y_{droop} behaves as negative admittance at voltage-loop and inertia-loop timescale due to the inertia-loop phase lag, while Z_{vir} behaves as negative admittance at voltage-loop timescale due to the voltage-loop phase lag.

Problem 4: Y_{vd} and Y_{cpl} behave as negative damping (ND) at voltage-loop and inertia-loop timescales, and they essentially introduce PFB to VIDC-DC-MG, deteriorating the system robustness and enlarging the oscillation amplitude.

(b) Time-domain validation of the proposed impedance model:

Based on the system topology in Figures 5.1 and 5.2, the studied DC-MG is established in MATLAB. The parameters are listed in Tables 5.1 and 5.2. The switch model is conducted in the following condition: the CPL increases by 1kW at t=6s. The corresponding LVIs of the switch model are also deduced.

The step response of the switch model (SM) and impedance model (IM) are demonstrated in Figure 5.12. It can be observed that the SM results basically coincide with the IM results. In addition, the control effect of each parameter is also consistent with the multi-timescale impedance-model-based analysis. $k_{\rm vp}$ and $k_{\rm vi}$ affect voltage control overshoot and adjustment time at voltage-loop timescale. $J_{\rm vir}$, $k_{\rm svr}$ and $k_{\rm vd}$ determine oscillation frequency and amplitude in inertia-loop timescale, representing the system inertia, stiffness and dissipation property. It is worth noting that the PFB of $Y_{\rm vd}$ and $Y_{\rm cpl}$ introduces ND. Thus, the multi-timescale impedance model and control-loops impedance-shaping effect are validated.




Figure 5.12: Switch model verification of multi-timescale virtual impedance model with different parameters. (a) k_{vp} . (b) k_{vi} . (c) J_{vir} . (d) k_{vd} . (e) k_{svr} .

Note that, the transmission line is considered in the SM, while not in the proposed multi-time-scale impedance model for a more conservative analysis. By comparing their step response in

the Figure 5.12, it can be seen that the line impedance has no obvious effect on the accuracy of analyzing low-frequency oscillations, thus it can be ignored in the impedance model.

5.3 Transient Stability Enhancement Method and its Verification

In order to cancel the hidden instability factors and overcome the shortcomings of the battery, positive-damping reshaping loops (PDRLs) are proposed to correct the ND of Y_{vd} and Y_{cpl} , and SC is added to cooperate with virtual-inertia-controlled battery for inertia improvement. The role of SC is shifting the voltage-loop low-frequency oscillation to the inertia-loop timescale, which is then suppressed by PDRLs.

5.3.1 Transient stability enhancement method

(a) positive-damping reshaping loops:

PDRL-a and -b are added to compensate for the ND caused by Y_{vd} and Y_{cpl} at low frequency due to its PFB nature, as shown in (5.17a-b). i_{cpl}^c and i_{vd}^c are the CPL compensation current and the damping compensation current, respectively. β is a compensation coefficient. Accordingly, the inertia-loop current command i_{out}^{ref} has also been modified as shown in (5.17c).

It is worth noting that PDRLs can only play a role within the inertia-loop bandwidth and have little suppression effect on the voltage-loop oscillation.

$$i_{\text{vd}}^{\text{c}} = \frac{v_{\text{dcn}} - v_{\text{out}}}{k_{\text{vd}}} \tag{5.17a}$$

$$i_{\text{cpl}}^{\text{c}} = \beta \cdot (v_{\text{out}} - v_{\text{dcn}}) / R_{\text{cpl}}$$
(5.17b)

$$i_{\text{out}}^{\text{ref}} = \frac{v_{\text{dcn}} - v_{\text{out}}}{R_{\text{d}}} + i_{\text{vd}}^{\text{c}} - i_{\text{cpl}}^{\text{c}}$$

$$(5.17c)$$

(b) SC and its timescale-based coordination control:

Due to the low-pass-filter property of the virtual inertia loop and high-frequency ND of Y_{droop} and Z_{vir} , the battery cannot compensate the high-frequency power disturbance effectively. Thus, SC is added to conceive HESS, as mentioned in Figure 1. Timescale-based coordination control is proposed for SC-BiC as shown in (5.18a) to differentiate the response timescale of battery and SC. The cross-over frequency of high pass filter (HPF) ω_{hp} is selected as 10 rad/s to cooperate with the VIDC. k is the compensation coefficient and selected as 3. Different from battery responding to slow and long-term fluctuations, SC only responds to fast and short-term power disturbances.

$$i_{\rm hf} = k \cdot (v_{\rm ref} - v_{\rm out}) \frac{s}{s + \omega_{\rm hp}} = k(v_{\rm ref} - v_{\rm out}) \text{HPF}(s)$$
 (5.18a)

$$i_{\rm vr} = (v_{\rm sc_ref} - v_{\rm sc})G_{\rm v}(s) \tag{5.18b}$$

$$i_{\rm sc}^{\rm ref} = i_{\rm hf} + i_{\rm vr} \tag{5.18c}$$

After compensating for high-frequency disturbances, the SC voltage will deviate from its rated value. Thus, the SC voltage recovery loop (SC-VRL) with the slow response is added to stabilize the SC voltage, as shown in (5.18b). Its loop bandwidth ω_v^{sc} =0.51 rad/s is much smaller than ω_{hp} to avoid SC-VRL conflicts with the compensation of high-frequency disturbances.




Figure 5.13: The control diagram of SC.

As shown in (5.18c), i_{sc}^{ref} is the command of SC output current i_{sc} , including high-frequency compensation current component i_{hf} and voltage recovery component i_{vr} . The control structure is shown in Figure 5.13. i_{out_sc} is the output current of SC-BiC. C_{sc} is the output capacitor of SC-BiC.




Figure 5.14: Source-load two-terminal model of islanded DC-MG considering the transient stability enhancement method.

(c) LVI analysis of stability enhancement loops:

According to the proposed multi-timescale impedance modelling method, the virtual impedance of PDRL-a and b are derived as Y_{vd}^a , and Y_{cpl}^b , as shown in (5.19). From Figure 5.13, the output impedance model of the SC unit (Z_{sc}) is derived as shown in (5.20) and integrated to the 'source' terminal. The mathematical model of VIDC-DC-MG considering the stability enhancement loops is shown in Figure 5.14.

$$Y_{\rm vd}^{\rm a} = k_{\rm vd} \cdot G_{\rm vir}(s) \tag{5.19a}$$

$$Y_{\rm cpl}^{\rm b} = -\alpha \cdot \beta \cdot R_{\rm cpl} \cdot G_{\rm vir}(s) \tag{5.19b}$$

$$Z_{\rm sc}(s) = \frac{-\Delta v_{\rm out}}{\Delta i_{\rm out~sc}} = \frac{sC_{\rm sc} + G_{\rm icl}(s)G_{\rm v}(s)}{sC_{\rm sc}(sC_{\rm sc} + G_{\rm icl}(s)G_{\rm v}(s) + k{\rm HPF}(s)G_{\rm icl}(s)\mu)} \tag{5.20}$$

Combining Figure 5.14 and Eqs. (5.19), (5.20), the multi-timescale impedance of VIDC-DC-MG considering the dynamic stability enhancement method can be obtained, as shown in Figure 5.15. The total virtual impedance $Z_{\text{sum}}^{\text{t}}$ can be re-derived, as shown in (5.21).

$$Z_{\text{sum}}^{\text{t}} = (Y_{\text{cpl}} + Y_{\text{cpl}}^{\text{b}} + Y_{\text{vd}} + Y_{\text{vd}}^{\text{a}} + Y_{\text{droop}})||(Z_{\text{vir}} + Z_{\text{vcl}})||Z_{\text{sc}} = Z_{\text{sum}}||[(Y_{\text{cpl}}^{\text{b}} + Y_{\text{vd}}^{\text{a}})||Z_{\text{sc}}]$$
(5.21)




Figure 5.15: Impedance reshaping effect of stability enhancement loops.




Figure 5.16: Impedance analysis of SC.

The frequency response of Z_{sc} and Z_{sum} is shown in Figure 5.16. The coordination and cooperation between virtual-inertia-controlled battery and SC are clarified in four frequency bands. With the HPF of SC and low-pass characteristics of inertia loop, HESS compensates disturbances according to their response timescale. In band IV, the DC capacitors take care of the high-frequency harmonics. In band III, the system impedance is dominated by capacitive impedance

 Z_{sc} and the SC responds to short-term disturbances, while Z_{sum} becomes dominant in bands I and II, and the battery responds to long-term fluctuation. SC and battery cooperate in different timescales, realizing their complementary advantages.

Remark of Fig. 16: In circle a, SC-VRL leads to negative impedance of Z_{sc} in band I, and its physical meaning can be regarded as a long-term disturbance compensated by battery, which does not bring obvious negative impacts. In circle b, although Z_{sc} is smaller than Z_{sum} , battery would work for this frequency band due to $\omega_{hp}=10$ rad/s, instead of SC.

5.3.2 Time-domain validation of stability enhancement method

Considering the proposed stability enhancement method, simulation verification on the VIDC-DC-MG is provided. The basic parameters are shown in Table 3.1 and 3.2. The step response of SM and IM under the condition of CPL increasing by 1kW at *t*=6s are shown in Figure 5.17.




Figure 5.17: SM verification of stability enhancement method. (a) Comparison of different stability enhancement loops. (b) Varying β . (c) Effect of PDRL-a.

From Figure 5.17, the SM step response is almost consistent with IM step response, verifying the effectiveness of the proposed stability enhancement loops. PDRL-a and -b mainly improve low-frequency damping by offsetting the ND caused by PFB and suppress voltage fluctuations caused by long-term disturbances. Obviously, PDRLs suppresses the inertia-loop low-frequency oscillation amplitude and has little effect on the voltage-loop oscillation. Larger β can improve the system damping more obviously. Moreover, SC can enhance the high-frequency

inertia by introducing capacitive impedance $Z_{\rm sc}$ and reduce the voltage-loop oscillation frequency into the inertia loop bandwidth, thus the voltage-loop oscillation can be mitigated by PDRLs as shown in Figure 5.17(a). It can be seen from Figure 5.17(b) that, different from the step response of IM, no special improvement effect is observed in the initial stage of the SM, which is restricted by the battery output characteristics.

From the opposite perspective, the system stability becomes worse without the effect of stability enhancement methods due to the negative damping of the instability factors. Hence, Figure 5.17 also verifies the instability factor analysis in *Section 5.2.3*.

5.4 Passivity-Based Voltage Stability Assessment

In the previous analysis, a detailed analysis of the impedance characteristics of each control loop has been conducted with the help of the bode diagram, and the LFO of different timescales is studied. In this section, the Nyquist diagram is adopted to evaluate the voltage stability.




Figure 5.18: Nyquist plot of impedance model $Z_{\text{sum}}^{\text{t}}$ with various parameters. (a) Varying J_{vir} . (b)

Varying k_{vd} . (c) Varying k_{svr} . (d) Varying β .

From Figure 5.15, the total source-terminal impedance $Z'_{sum}(s)$ also represents the system bus-impedance. Thus, based on passivity-based stability criterion (PBSC), the voltage dynamic stability influenced by control parameters/loops can be assessed by the Nyquist plot of $Z'_{sum}(s)$ [55]. Specifically, the system can guarantee the passivity and the stability, if and only if the system impedance satisfies the following conditions [110]:

- 1) $Z_{\text{sum}}(j\omega)$ contains no right half plane (RHP) poles;
- 2) Re{ $Z_{\text{sum}}(j\omega)$ } ≥ 0 , $\forall \omega$.

It can be concluded from the definition of PBSC that the PBSC gives general insight into small-signal stability of the system; however, it does not give any information regarding the dynamic performance (Low-frequency oscillation). For example, if there is a peak in the bus impedance, even though this impedance peak may not be large enough to violate the PBSC, it can cause an oscillatory behaviour of the bus voltage, thus deteriorating the system dynamic performance [147]. This indicates that PBSC cannot directly observe information such as the low-frequency oscillation frequency, when the bus impedance peak is not very large. Thus, in this section, the PBSC is only used to evaluate the system stability level and the influence of control parameters by observing the Nyquist plot distribution of the total bus impedance. This is different from the effect of bode plot that identifies the detail information of LFO of different timescale.

The influence of control parameters on voltage stability is depicted in Figure 5.18. It can be observed from Figure 5.18(a) that as J_{vir} increases, Nyquist curve shrinks in RHP, indicating voltage stability is improved gradually because of the strengthened inertia. From Figure 5.18(b), the Nyquist plot extends in RHP as k_{vd} increases, suggesting the voltage stability deteriorates due to the ND caused by the PFB of Y_{vd} . Increasing k_{svr} extends Nyquist plot in RHP, indicating deteriorating low-frequency oscillation, which is caused by the increasing interaction between C_{vir} and L_{vir} . In addition, increasing β can offset the ND from the interaction between CPL and VIDC controlled b-BiC, shrinking the Nyquist plot.

The influence of stability enhancement loops on voltage stability is illustrated in Figure 5.19. PDRL-*a*, *b* and SC can shrink the Nyquist trajectory, indicating improved system damping and voltage stability. It is worth noting that although SC-VRL could reduce the system stability, its impact can be ignored as explained in Figure 5.16, because it can essentially be equivalent to a slow and long-term disturbance. The voltage stability can be assessed through the Nyquist plot distribution of the proposed multi-timescale impedance model. The control parameters design

and stability enhancement loop can be determined by selecting a suitable Nyquist contour.




Figure 5.19: Nyquist plot of $Z_{\text{sum}}^{\text{t}}$ with different stability enhancement loops.

5.5 Experiment Verification

5.5.1 Hardware in the loop experiment

To validate the proposed impedance modelling framework and stability enhancement method, a dSPACE-based hardware in the loop (HIL) platform is established as shown in Figure 4.14, based on the topology of studied DC-MG in Figure 5.1. Control and circuit parameters are listed in Tables 5.1 and 5.2. The HIL experiment is conducted in the following condition: the CPL is changed by 1kW every 8s (increasing and reducing).

The circuit part of DC-MG is built in the power electronics simulation software MATLAB and deployed in compact prototype MicroLabBox with a time step of 100 µs. The discrete control algorithm is implemented in the NXP (Freescale) QorlQ P5020 processor to generate the gate signals of all IGBTs and the sampling frequency is 10 kHz. The analog signals and digital signals (state variables and PWM signal) are transferred through I/O interfaces and cables.

Figures 5.20 and 5.21 illustrate the related experiment results in different scenarios. The SC with timescale-based coordination control responds to the high-frequency component of the power fluctuation, thus RoCoV is significantly reduced in the initial stage of the dynamic process. The decreased oscillation frequency indicates that the system inertia is increased in high-frequency bandwidth, but the oscillation duration are prolonged.

In addition, PDRL-a and -b are mainly in charge of low-frequency component of power fluctuation to improve low-frequency damping and reduce the oscillations amplitude. The cooperation and coordination of PDRL and SC can not only enhance the system inertia in a wider

frequency band, but also suppress the larger oscillation amplitude caused by the PFB of Y_{vd} and Y_{cpl} . Besides, high-frequency resonance might be observed, which is mainly caused by the ND of Y_{droop} and $Z_{vir}(s)$ at high frequency and tackled by SC.




Figure 5.20: Measured waveforms of bus voltage and current with different control method. (a) Effect of VIDC. (b) Varying k_{vd} . (c) Varying k_{svr} . (d) Varying J_{vir} . (e) Effect of PDRL-a. (f) Effect of PDRL-b with β =11.

5.5.2 Physical experiment verification

To further verify the correctness of theoretical analysis and HIL experimental results, an experiment platform based on the two-terminal system depicted in Figure 5.3 is established and its hardware setup is shown in Figure 5.22. The control algorithm of VIDC is implemented in the MicroLabBox (DS1202) and the sampling frequency is set to be 10 kHz. The parameters are the same as HIL experiment, which are listed in Tables 5.1 and 5.2. The load is perturbed by 1.6 kW of power.




Figure 5.21: Waveforms of bus voltage and current. (a) VIDC. (b) VIDC+SC.




Figure 5.22: Configuration of the experimental setup.

(a) Experiment with different control parameters:

The experimental results with different control parameters are shown in Figure 5.23. It can be seen from Figure 5.23(a) and (b) that increasing J_{vir} can suppress RoCoV apparently, indicating the inertia is enhanced. From Figure 5.23(c) and (d), it can be concluded that the system damping will be reduced and the oscillation amplitude is amplified with the increase of k_{vd} , which is

due to the positive feedback of k_{vd} in the droop loop. From Figure 5.23(e) and (f), it can be observed that the oscillation frequency will increase as k_{svr} becomes larger. Although k_{svr} can accelerate the voltage recovery to the rated value, its interaction with J_{vir} will also exacerbate the voltage-LFO. The above experimental result analysis is in good agreement with the impedance model and the HIL experiment results, the correctness of the proposed multi-timescale impedance modeling method is thus validated.




Figure 5.23: Experiment results with different control parameters. (a) J_{vir} =0.1, k_{vd} =1.0 and k_{svr} =1.0. (b) J_{vir} =0.4, k_{vd} =1.0 and k_{svr} =1.0. (c) k_{vd} =1, J_{vir} =0.1 and k_{svr} =0.5. (d) k_{vd} =3, J_{vir} =0.1 and k_{svr} =0.5. (e) k_{svr} =0.5, k_{vd} =1 and J_{vir} =0.2. (f) k_{svr} =5, k_{vd} =1 and J_{vir} =0.2.

(b) Experiment with PDRLs:

The experiment results with the proposed PDRLs are shown in Figures 5.24 and 5.25. It can be seen from Figure 5.24 that PDRL-a can effectively counteract the positive feedback introduced by k_{vd} in the droop control loop and enhance the system damping. Therefore, the voltage oscillation is better damped and the oscillation amplitude is significantly reduced. Seen from Figure 5.25, PDRL-b can counteract part of the negative damping effect of CPL, the voltage LFO can thus be mitigated. The experiment results are consistent with theoretical analysis that PDRLs can suppress voltage LFO amplitude by improving system damping.

(c) Experiment with SC:

The experiment results of the SC with the proposed timescale-based coordination control are shown in Figure 5.26. Apparently, RoCoV is further mitigated during the dynamic process, due to that SC responds to the high-frequency components of power fluctuations. Both the oscillation amplitude and frequency are reduced, indicating the system inertia is enhanced in a wider bandwidth under the coordination effect of battery and SC. Note: due to the Oscilloscope, the PWM waveform is not fully displayed.




Figure 5.24: Experiment results with PDRL-a. (a) Without PDRL-a, J_{vir} =0.1, k_{vd} =1 and k_{svr} =3. (b) With PDRL-a, J_{vir} =0.1, k_{vd} =1.0 and k_{svr} =3.




Figure 5.25: Experiment results with PDRL-b (β =20). (a) Without PDRL-b, J_{vir} =0.1, k_{vd} =1 and k_{svr} =3. (b) With PDRL-b (β =20), J_{vir} =0.1, k_{vd} =1.0 and k_{svr} =3.




Figure 5.26: Experiment results with SC. (a) Without SC, $J_{\text{vir}}=0.05$, $k_{\text{vd}}=1.5$ and $k_{\text{svr}}=1$. (b) With SC, $J_{\text{vir}}=0.05$, $k_{\text{vd}}=1.5$ and $k_{\text{svr}}=1$.

5.6 Conclusion and Discussion

In order to explore the interaction stability mechanism and stabilization control optimization of the islanded VIDC-DC-MG more systematically, a multi-timescale impedance model is established and analyzed in this chapter. Control loops are visualized as LVIs to form an impedance circuit. The impedance essence and interaction of the control loops/parameters are revealed, providing new insight into the mechanism analysis of low-frequency oscillation. Besides, more comprehensive and in-depth investigation has been performed on the physical interpretation of the control process, the instability factor identification, and stability enhancement methods. Some conclusions are drawn:

- 1) System stiffness, dissipation characteristics and inertia are characterized by k_{svr} , k_{vd} , and J_{vir} , which correspond to the abilities of recovery, damping and disturbance rejection.
- 2) The low-frequency oscillations in voltage- and inertia- loops are explained by the *RLC* models of LVIs. The interaction between C_{out} and k_{vi} causes low-frequency oscillation at the voltage-loop timescale. The interaction between k_{svr} and J_{vir} induces low-frequency oscillation at the inertia-loop timescale.
- 3) Virtual inertia loop and CPL introduce PFB to the DC-MG, deteriorating the low-frequency

oscillation. Y_{droop} and $Z_{\text{vir}}(s)$ behave negative admittance at high frequency, which cannot effectively suppress RoCoV at the initial stage of dynamic process.

4) PDRL is proposed to compensate for the ND of Y_{vd} and Y_{cpl} in inertia-loop bandwidth and suppress oscillation amplitude. SC is added to improve high-frequency inertia. Specifically, the voltage-loop oscillation frequency is reduced to the inertia-loop timescale by SC, and is mitigated by PDRLs.

Impedance passivity analysis assesses system stability. Finally, simulation and experiment have validated the proposed impedance modeling and stability enhancement method.

The proposed model has the following characteristics.

- a) The impedance calculation is transformed from a multi-variable-coupled algebra problem to a multi-loop block-diagram-algebra problem, that is, a visual block-diagram-simplification process reflecting the impedance-shaping effect of each loop. A series/parallel impedance circuit is obtained to replace the conventional all-in-one impedance transfer function.
- b) The conventional all-in-one impedance is expanded into discrete LVIs of a multi-timescale impedance circuit. The stability mechanism and low-frequency oscillation (*LC* impedance interaction) are visualized more intuitively and clearly. Therefore, parameter design can be straightforwardly guided by the passivity evaluation of system impedance.
- c) The essence of the proposed multi-timescale impedance model is a gray-box modelling framework, which serves as a bridge between black-box and white-box modeling. It embodies the mapping relationship between parameters and impedance elements. As well as, the derivation process is simplified and the comprehensiveness of system information is not required.
- d) When deriving the impedance model, linearization is only applied for CPL and other units do not require linearization, simplifying the calculation process.

6 An Inertia-Emulation based Cooperative Control Strategy and Parameter Design for Multi-parallel Energy Storage Systems in Islanded DC Microgrids

A multi-parallel energy storage system (ESS) is indispensable as the supporting energy source in islanded DC microgrid (DC-MG) and the battery cell is the widely used energy storage unit (ESU). The ESU parameter mismatches, such as various series resistances, different self-discharge rates, and uneven operation temperatures among ESUs, result in divergence of state of charge (SoC) among ESUs significantly. Thus, the unbalanced SoC leads to over-charge/-discharge and even explosions, degrades the utilization of some ESUs and shortens the operation lifespan of batteries. Besides, the bidirectional DC converter (BiC) is essential to connect ESS to the DC bus and realize the voltage conversion, making islanded DC-MG an inertia-less system. Hence, in addition to the dynamic stability problem, another issue in islanded DC-MG is to achieve the SoC balance of multi-parallel ESS.

To address the aforementioned issues, focusing on both the SoC self-balance among ESUs and system stability enhancement, an inertia-emulation based cooperative control strategy is proposed in this chapter. According to the real-time SoC information, the SoC-integrated droop resistance is redefined as an adaptive droop coefficient, and the auxiliary power and voltage regulation of ESS are fully explored to enhance the system inertia and achieve voltage recovery. The proposed SoC self-balance algorithm can dynamically adjust the delivered power to eliminate SoC divergences and a SoC equalization speed adjustment factor k is introduced to regulate the convergence speed. Considering various constraints, the optimal selection of k is carried out in detail. Compared with integrator-based SoC balance methods, the proposed strategy has better extensibility because of its simpler parameter design. Moreover, the inertia emulation loop (IEL) is derived from the physical model of motors, while the secondary voltage recovery (SVR) loop is constructed based on the circuit equivalence of inductors to reflect the system stiffness and achieve zero steady-state voltage errors. Control principle and implementation, stability analysis of each loop and parameter design considering various constraints are presented in detail. Simulation and hardware in the loop (HIL) experiment verify the performance of the proposed control strategy.

The content of this chapter has been published in "IET Generation, Transmission & Distribution" [M4].

6.1 Principle of SoC Self-balance Algorithm and IEL

From Figure 1.1, the overall block diagram of islanded DC-MG with multi-parallel ESS is presented in Figure 6.1. Each energy storage unit (ESU, battery usually) is connected in parallel to the DC bus and controlled by the proposed strategy. Zone II, i.e., the load subsystem, consists of other power supply unit and constant power loads (CPL), their output power and consuming power are P_s and P_{const} . Therefore, the net power of zone II is $P_{net} = P_{const} - P_s$. The positive and negative value of P_{net} indicated the discharging- and charging-mode of ESS.

As shown in Figure 6.1, the front end of BiC is connected with ESU and its back end is linked to DC bus via DC cable. v_{in} and v_{out} are the input and output voltage of BiC; i_b and i_{out} are the input and output current of BiC. L_s , R_s and C_{out} are the filter inductance, resistance, and output capacitor, respectively.




Figure 6.1: The overall block diagram of multi-parallel ESS in islanded DC-MG.

6.1.1 Principle of SoC self-balance algorithm

Droop control is implemented to operate ESS in parallel as shown in (6.1). In order to promote SoC equalization, ESS should operate in the manner that the ESU with higher SoC should release more power in discharge mode and absorb less power in charge mode than the one with lower SoC. Thus, the SoC difference ΔSoC_{ij} (ΔSoC_{ij} =SoC_i-SoC_j) would be removed, avoiding uneven use and expanding their lifespan. Subscripts 'i' and 'j' are the ESU identifier index.

$$i_{\text{outi}} \approx i_{\text{outi}}^{\text{ref}} = (v_{\text{dcn}} - v_{\text{outi}}) / R_{\text{vai}}$$
 (6.1)

$$\begin{cases} R_{\text{vai}}(\text{SoC}_{i}) = R_{\text{vai}}^{0} \cdot \text{SoC}_{i}^{-k\lambda_{i}}, i = 1, 2, ..., n \\ \lambda_{i} = \text{SoC}_{i} - \text{SoC}_{\text{av}}, \text{SoC}_{\text{av}} = \sum_{i=1}^{n} \text{SoC}_{i}/n \end{cases}$$

$$(6.2)$$

A SoC-integrated droop resistance $R_{\text{vai}}(\text{SoC_i})$ is redefined in SoC self-balance algorithm, as shown in (6.2). Thus, power would be redistributed to balance SoC in charge and discharge mode. R_{vai}^0 is the initial value of R_{vai} and is designed based on traditional droop method [138]. k is the SoC equalization speed adjustment factor and selected to be negative in discharge mode and positive in charge mode, affecting the SoC convergence speed. It is worth noticing that λ_i is a time-varying parameter indicating the SoC mismatch degree among SoC_i and the average SoC (SoC_{av}), and also affects the SoC balance speed according to the time-varying SoC_i, which is a novel contribution of this chapter. It can be observed from (6.2) that R_{vai} will return to R_{vai}^0 and power distribution will become equal, as λ_i gradually converges to 0. Note that k and λ_i affect the balance speed as exponent forms. Moreover, in order to avoid frequent actions of the SoC self-balance algorithm when there is a slight SoC difference Δ SoC_{ij}, a small threshold of 0.3% is set to activate this SoC self-balance algorithm, that is, only when Δ SoC_{ij} is larger than 0.3%, this algorithm will be activated.




Figure 6.2: The illustration of droop characteristics with SoC self-balance algorithm. (a) SoC-integrated droop resistance. (b) The proposed droop characteristic.

This SoC self-balance algorithm is explained in Figure 6.2. For the sake of simple analysis, taking the ESS composed of two ESUs as an example, the relation between R_{vai} and ΔSoC_{ij} , and the droop characteristic are in Figure 6.2(a) and (b), respectively. In the discharge mode with k<0, ESU₁ with higher SoC₁ would supply more power at i_{out1_d} than ESU₂ with lower SoC₂ does at i_{out2_d} because of $R_{\text{val}} < R_{\text{va2}}$. This implies that the SoC values of each ESU will move closer to each other to eliminate ΔSoC_{12} till λ_i =0. Then, all ESUs would charge or discharge at the same rate, maintaining λ_i =0. Consequently, SoC self-balance algorithm equalize the SoC gradually and can perform well in SoC-unbalanced scenarios.


6.1.2 The design of IEL and SVR loop

By analogy with the circuit model of the DC motor, the control equation of IEL is derived for BiC in this section.

The circuit model of DC motor is shown in Figure 6.3(a). U_0 is the input voltage of motor and E is armature winding induced potential. R_a is armature winding resistance, and R_{rs} is the speed regulating resistance to change the operation point and regulate the output power. M is the mechanical inertia of DC motor, representing the role of rotor kinetic energy in the dynamic process. D_{damp} is the damping coefficient, describing the friction effect. P_{m} is the introduced electrical power to simulate the mechanical power with respect to load torque T_{m} . Thus, the mechanical load and the kinetic energy are modelled by an additional resistance R_{m} and a virtual capacitor C_{vir} storing inertia energy. C_{Tm} and ψ_{m} are torque coefficient and magnetic flux. ω is the rotor speed and $\omega_{\text{on_m}}$ is its rated value. The circuit formula is shown in (6.3) and power balance equations is expressed as (6.4). The stored kinetic energy can effectively restrain voltage fluctuation caused by power imbalance. With M increasing, RoCoV becomes smaller.

$$\begin{cases}
E = U_0 - i_{\rm in}(R_a + R_{\rm rs}) & (a) \\
E = C_{\rm Tm} \cdot \Psi_m \cdot \omega & (b) \\
P_{\rm m} = \omega \cdot T_{\rm m} & (c)
\end{cases}$$

$$P_{\rm e} - P_{\rm m} - \frac{D_{\rm damp} \cdot \omega_{\rm on_m}}{C_{\rm T} \Psi} (E - v_{\rm dcn}) = \frac{\omega \cdot M}{C_{\rm T} \Psi} \cdot \frac{dE}{dt} \approx \frac{\omega_{\rm on_m} \cdot M}{C_{\rm T} \Psi} \cdot \frac{dE}{dt} = C_{\rm vir} \frac{dE}{dt} \qquad (6.4)$$



(b) the equivalent model of the IEL with SVR

Figure 6.3: Mapping between BiC and DC motor, and equivalent model for IEL. (a) DC motor model. (b) The equivalent model of the IEL with SVR.

Based on the voltage inertia characteristics of DC motor from Figure 6.3(a), the IEL equation is obtained as in (6.5) and (6.6). Its essence is a systematic coordination of virtual capacitor,

active damping and virtual resistance by properly exploring the auxiliary power of ESU to perform inertia and droop feature. The equivalent model of IEL is in Figure 6.3(b).

$$i_{\text{out}}^{\text{ref}} - i_{\text{out}} - i_{\text{vd}} + i_{\text{svr}} \approx \frac{\omega_{\text{on}} M_{\text{vir}}}{v_{\text{dcn}} C_{\text{T}} \Psi} \frac{\text{d}v_{\text{ref}}}{\text{d}t} = J_{\text{vir}} \frac{\text{d}(v_{\text{ref}} - v_{\text{dcn}})}{\text{d}t} = i_{\text{viner}}$$
(6.5)

$$\begin{cases} i_{\text{out}}^{\text{ref}} = (v_{\text{dcn}} - v_{\text{out}} + \Delta v_{\text{SVR}}) / R_{\text{va}} & (a) \\ i_{\text{vd}} = D_{\text{d}}(v_{\text{ref}} - v_{\text{out}}) & (b) \\ i_{\text{svr}} = \left[k_{\text{s}} \int (v_{\text{dcn}} - v_{\text{out}}) \, dt \right] / R_{\text{va}} = \Delta v_{\text{SVR}} / R_{\text{va}} & (c) \end{cases}$$
(6.6)

In Eq. (6.5), v_{dcn} is the rated value of v_{out} . $i_{\text{out}}^{\text{ref}}$ is the output current reference, which mainly includes i_{vd} (the virtual damping current), i_{viner} (the virtual inertia current), i_{svr} (the virtual inductor current), and i_{out} . The physical significance of $i_{\text{out}}^{\text{ref}}$ is to represent energy supply that mimic i_{in} . v_{ref} is the virtual internal potential emulating E. R_{va} is the virtual droop resistance in series on BiC output side, making the BiC present droop feature. Consequently, $i_{\text{out}}^{\text{ref}}$ is obtained by the droop feature, as shown in (6.6a). C_{Tm} and ψ_{m} are the virtual torque coefficient and magnetic flux of IEL. J_{vir} and D_{d} are the introduced virtual inertia and damping coefficient, respectively. The introduced J_{vir} represents the virtual (static) rotor M_{vir} , and can be equivalent to the virtual capacitor C_{vir} as shown in Figure 6.3(b), mitigating voltage oscillation by supplying or absorbing power mismatch. Damping current i_{vd} is added to prevent voltage from deviating its rated value, thus it is defined in proportional to the voltage deviation as shown in (6.6b). i_{vd} is provided till the voltage returns to its reference value.

Based on the circuit equivalence that inductors behave as short circuit at long-time limit while open circuit at short-time limit, virtual-inductor-based SVR is developed and its control law is derived as (6.6c). k_s is the stiffness coefficient, revealing the voltage recovery speed. The equivalent model is presented in Figure 6.3(b) and L_{svr} refers to the virtual inductor. At long-time limit, the virtual inductor short-circuits R_{va} and i_{out} is transferred from R_{va} to L_{svr} , thus the voltage deviation Δv is eliminated.

Table 6.1 Analogy between DC motor and IEL with SVR

Physical meaning	DC Motor and Inductor	RLC model of IEL	
Moment of inertia	Rotor (M)	ESS $M_{\rm vir}$ ($J_{\rm vir}$)	
Damping source	The friction (D_{damp})	$i_{ m vd}\left(D_{ m d} ight)$	
Stiffness	L	$i_{\rm svr}$ of $L_{\rm svr}(k_{\rm s})$	
Droop characteristic	$R_{ m a} + R_{ m rs}$	$R_{ m va}$	
Input voltage	U_0	$v'_{\rm out} (v_{\rm dcn})$	
Output voltage	E	$v_{\rm ref} (v_{\rm out})$	
Load	$T_{\mathrm{m}}\left(P_{\mathrm{m}}\right)$	$P_{ m out}$	
Excitation constant	$C_{ m Tm} \cdot \psi_{ m m}$	$C_{\mathrm{T}} \cdot \psi$	
Input current	$i_{ m in}$	$i_{ m out}^{ m ref}$	

Accordingly, the analogy between DC motor and BiC is in Table 6.1. The control parameters

ESS instead of the rotational kinetic energy. i_{viner} will be produced, when the voltage oscillates, to provide inertia and suppress voltage fluctuation, and more inertia current will be produced if oscillation frequency increases. Note that the oscillation frequency declines as J_{vir} increases in the scenario requiring the same inertia current. i_{vd} is generated when voltage deviates from its reference value, indicating voltage deviation is dependent to D_d . In order to attain better performance, larger D_d , leading to smaller voltage deviation, is preferred. The proposed strategy enables BiC to have inertia and damping features, and (self-adaptive) droop characteristics. The detail control diagram is depicted in Figure 6.4.

6.1.3 The illustration of the proposed cooperative control strategy

Combining Eqs. (6.1)-(6.2) and (6.5)-(6.6), the overall block diagram of the inertia-emulation based cooperative control strategy is illustrated in Figure 6.4, mainly including SoC self-balance algorithm, IEL and SVR part, and dual loop control (DLC). The detail explanation of DLC is shown in Figure 6.4(b) [54]. $G_v(s)$ and $G_i(s)$ are the voltage-loop and current-loop regulator. d_i is the duty cycle.




Figure 6.4: The block diagram of inertia-emulation based cooperative control strategy. (a) IEL and SVR loop. (b) Dual loop control in detail.

SoC self-balance algorithm: SoC evaluator calculates the SoC_i, according to coulomb counting method, as shown in (6.7). C_e is the capacity of ESU. SoC should be within the constraint range in (6.8) to ensure the service life. SoC_{min} and SoC_{max} are the minimum and maximum values,

respectively. Then a central controller is required for SoC_{av} . Each ESU calculates their R_{vai} according to (6.2), regulating their delivered power based on the SoC_i to achieve SoC balance.

$$SoC_{i} = SoC_{i,t=0} - \frac{1}{C_{e}} \int i_{bi} dt = SoC_{i,t=0} - \frac{1}{C_{e}} \int \frac{i_{outi}}{1 - d_{i}} dt$$
 (6.7)

$$SoC_{min} \le SoC_{i} \le SoC_{max} \tag{6.8}$$

IEL and SVR link: The IEL consists of virtual inertia loop and damping loop, which enable BiC to compensate power mismatch by using the energy in ESS, improving the system inertia and restraining the voltage fluctuation. The virtual inductor of SVR loop acts as a short circuit of R_{va} at steady state, and i_{out} is transmitted through the virtual inductor instead of R_{va} . Hence, Δv is eliminated.

DLC: Dual loop control consists of voltage loop tracking v_{ref} accurately and current loop controlling the voltage indirectly, improving the control performance.

From Figure 6.4, the SoC self-balance algorithm are at system level because droop feature is from the redefined R_{va} . The timescale of system level control is second, while the timescale of converter level control is microsecond or millisecond. Therefore, bandwidth of each loop can be coordinated better and easier, enhancing the voltage tracking ability. SoC_i need not be updated fast due to its slow variation and its update cycle is 0.01s. Hence, only low-bandwidth communication is necessary and the impact of communication delay (microseconds usually) is not explicitly considered in this chapter because the communication latency is much less than the time of SoC updating [148].

Normally, the resistance of DC cable is very small, thus the voltage droop across transmission cable can be ignored as (6.9) [144]. Consequently, the power sharing relation among ESUs with the same capacities is in (6.10).

$$v_{\text{out1}} \approx v_{\text{out2}} \approx \dots \approx v_{\text{outn}}$$
 (6.9)

$$i_{\text{out1}}: i_{\text{out2}}: \dots : i_{\text{outn}} \approx i_{\text{b1}}: i_{\text{b2}}: \dots : i_{\text{bn}} \approx \text{SoC}_1^{k\lambda_1}: \text{SoC}_2^{k\lambda_2}: \dots : \text{SoC}_n^{k\lambda_n}$$
 (6.10)

The above analysis is for ESUs with the same capacity. When the ESU capacities differ significantly, R_{vai}^0 is chosen according to their capacity ratio, ensuring that the charge and discharge power can be allocated reasonably. Thus, this SoC self-balance algorithm is also suitable for ESUs with different capacities.

6.2 Dynamic Performance and Stability Analysis

Taking ESS with two ESUs as example, SoC balance speed regulation, stability analysis of SoC

self-balance algorithm and small-signal stability analysis of IEL are presented.

6.2.1 SoC balance speed adjustment

Combining (6.7) and (6.10), it yields (6.11). Selecting C_e =3 Ah, i_{load} =6 A, SoC_{1, t=0}=50%, SoC_{2, t=0}=40% and $R_{val, 2}^0$ =2, the numeric solution of (6.11) in discharge mode is obtained as in Figure 6.5(a). The delivered power and R_{vai} are shown in Figure 6.5(b) and (c). The related data is in Table 6.2 when t=800s. It is shown that, under the same Δ SoC₁₂, larger k would enlarge the differences of R_{vai} and i_{outi} , balancing SoC in shorter time. At t=800s, Δ SoC₁₂ is 0.9%, 2.360% and 4.812% when k is -10, -6 and -3, respectively. From Figure 6.5(b) and (c), the delivered power is inversely proportional to R_{vai} . R_{val} of ESU₁ with higher SoC would be smaller to release more energy. As a result, SoC₁ and SoC₂ balance dynamically, then R_{vai} return to R_{vai}^0 .




Figure 6.5: SoC balance speed regulation with different k. (a) Result of SoC. (b) Result of output current. (c) Result of R_{vai} .

6.2.2 Stability analysis of the SoC self-balance algorithm

The stability of the SoC self-balance algorithm is evaluated by small signal analysis. Since the DLC bandwidth is much higher than SoC self-balance algorithm, a unity gain block represents the closed-loop gain of DLC. Perturbing (6.1), there is:

$$\frac{-\Delta v_{\text{outi}}}{v_{\text{dcn}} - v_{\text{outi}}} = \frac{-k_{\text{dci}}}{i_{\text{outi}}} \Delta \text{SoC}_{i} + \frac{\Delta i_{\text{outi}}}{i_{\text{outi}}}, \quad i = 1, 2$$
 (6.12)

$$k_{\text{dc1}} = ki_{\text{out1}}[(\text{SoC}_1 - \text{SoC}_2)/\text{SoC}_1 + \ln(\text{SoC}_1)]$$
(6.13a)

$$k_{\text{dc2}} = ki_{\text{out2}}[(\text{SoC}_2 - \text{SoC}_1)/\text{SoC}_2 + \ln(\text{SoC}_2)]$$
(6.13b)

Table 6.2 Numeric solution of SoC balance regulation when t=800s

k	$\Delta SoC_{12, t=800}$	$R_{ m val}$	$R_{ m va2}$	$i_{ m out1}$	$i_{ m out2}$
-10	0.900%	1.868	2.146	3.208	2.792
-6	2.360%	1.808	2.229	3.313	2.687
-3	4.812%	1.811	2.243	3.320	2.680

Linearizing (6.7), it yields (6.14).

$$\Delta SoC_{i} = -\frac{\Delta i_{bi}}{sC_{e}} = -\frac{v_{outi}}{sv_{bi}C_{e}} \Delta i_{outi} = -\frac{\Delta i_{outi}}{sC_{e}'}$$
(6.14)

Combining (6.11) and (6.14), (6.15) and (6.16) can be obtained. For zone II, the simplified model is shown in (6.17). Based on Kirchhoff's current law, the power balance equation is derived in (6.18).

$$\Delta i_{\text{out1}} = -2si_{\text{out1}}C'_{\text{e}}\Delta v_{\text{out1}}/[(v_{\text{dcn}} - v_{\text{out1}})(2sC'_{\text{e}} + k_{\text{dc1}})]$$
(6.15)

$$\Delta i_{\text{out2}} = -2si_{\text{out2}}C'_{\text{e}}\Delta v_{\text{out2}}/[(v_{\text{dcn}} - v_{\text{out2}})(2sC'_{\text{e}} + k_{\text{dc2}})]$$
(6.16)

$$\begin{cases} i_{\text{load}} = v_{\text{bus}}/R_{\text{load}} \text{ , discharge mode} & (a) \\ i_{\text{load}} = P_{\text{const}}/v_{\text{bus}} \text{ , charege mode} & (b) \end{cases}$$
(6.17)

$$\Delta i_{\text{out1}} + \Delta i_{\text{out2}} = \Delta i_{\text{load}} \tag{6.18}$$

The state equation can be derived from (6.15) to (6.18) as follows.

$$As^2 + Bs + C = 0 (6.19)$$

$$\begin{cases} A = 4 \cdot C_{e}^{\prime 2} \cdot (i_{\text{out1}} + i_{\text{out2}} + I_{\text{det}}) \\ B = 2 \cdot C_{e}^{\prime} \cdot (i_{\text{out1}} k_{\text{dc2}} + i_{\text{out2}} k_{\text{dc1}} + I_{\text{det}} (k_{\text{dc1}} + k_{\text{dc2}})) \\ C = k_{\text{dc1}} \cdot k_{\text{dc2}} \cdot I_{\text{det}} \\ I_{\text{det}} = (v_{\text{dcn}} - v_{\text{outi}}) / R_{\text{load}} & \text{discharge mode} \\ I_{\text{det}} = P_{\text{const}} (v_{\text{dcn}} - v_{\text{outi}}) / v_{\text{bus}}^{2} & \text{charge mode} \end{cases}$$
(6.20)

From (6.19), the dominant poles of SoC self-balance algorithm with different SoC and exponent k in charge and discharge mode is presented by using the parameters in Table 6.3, as shown in Figure 6.6. Usually, the SoC self-balance algorithm is an overdamped system, thus only one dominant pole left.

Figure 6.6(a) and (c) show the influences of SoC_1 varying from 0.3 to 0.7 with $SoC_2=50\%$ and |k|=1 in discharge and charge mode. The increasing of SoC_1 leads to the pole moving away from the imaginary axis firstly, and then toward the imaginary axis, which indicates the stability is

firstly improved and then weakened. When the SoC of two ESUs is close, the stability is approximately the strongest. Figure 6.6(b) and (d) show the influences of |k| varying from 0.1 to 10 in discharge and charge mode. With the increase of |k|, the pole moves away from the imaginary axis, improving the stability, because larger |k| makes SoC balance faster. But current difference between ESUs is also greater and ESU₁ undertakes most of the load and is closer to its critical state, therefore an upper limit of |k| is necessary and introduced later. In Figure 6.6, the pole is always on left half plane, so stability of SoC self-balance algorithm is guaranteed.

Table 6.3 System parameters of the studied multi-parallel ESS

	ITEMS	Value		
	Input voltage v _s	100 V		
	Input filter inductor L_s/R_s	$5 \text{ mH/}0.01 \Omega$		
Zone I	Capacitance C_{out}	3000 μF		
	Line impedance $R_{\rm li}/L_{\rm li}$	$0.01~\Omega/0.1~\mathrm{mH}$		
	Initial value of $R_{\text{vai}}/R_{\text{vai}}^0$	2 Ω		
	Sample frequency	10 kHz		
	Bus voltage rating v_{den}	300 V		
Zone II	Net power $P_{\text{net}}(R)$	2900 W		
	Equivalent load R_{const}	30 Ω		
	$\Delta u_{ m out_max}$	10 V		
Variable limitation	$\Delta i_{ m outi_max}$	5 A		
	$\Delta i_{ m bi_max}$	14 A		
-0.02 -0.015 (a) Discharge	k =1 C ₁ from 30% to 70%, SoC ₂ =50% -0.015 -0.01 -0.005 real part ischarge process with varying SoC ₁	SoC ₁ =70%, SoC ₂ =50%, $k \text{ from } -10 \text{ to } -0.1$ $-0.04 -0.03 -0.02 -0.01 0$ real part (b) Discharge process with varying k		
· · -1	30% to 70%, SoC ₂ =50%	· · -1		
-0.02 -0.015	-0.01 -0.005 0	-0.04 -0.03 -0.02 -0.01 0		
	real part	real part		
(c) Charge p	rocess with varying SoC ₁	(d) Charge process with varying k		

Figure 6.6: The dominant pole distribution of SoC self-balance algorithm. (a) Discharge process with varying SoC_1 . (b) Discharge process with varying k. (c) Charge process with varying k. (d) Charge process with varying k.

6.2.3 Small signal stability analysis of inertia emulation loop

Ignoring the power loss of BiC, (6.21) can be derived from the power balance.

$$V_{\rm s}\Delta i_{\rm s} = (I_{\rm out} + s \cdot 2 \cdot C_{\rm out}V_{\rm out})\Delta v_{\rm out} + V_{\rm out}\Delta i_{\rm out}$$
(6.21)

Therefore, the relation between Δi_{out} and Δi_{b} can be obtained when virtual-inductor-based SVR is not connected.

$$G_{ii} = \Delta i_{out} / \Delta i_{b} = V_{s} / V_{out}$$

$$(6.22)$$

$$\downarrow i_{vd} D_{d}$$

$$\downarrow i_{vd} D_{d$$

Figure 6.7: Small signal model of BiC with the proposed IEL.

The closed loop gain of current loop is equivalent to unity gain block. Based on (6.21), (6.22) and Figure 6.1, the small-signal model of IEL is established in Figure 6.7. $G_v(s)$ is the voltage PI regulator. $Z_{net}(s)$ is the small-signal impedance of Zone II and lines. The relation between Δv_{out} and Δi_{out} is in (6.23) and its physical significance is to reflect the dynamic response of v_{out} when i_{out} changes suddenly. The transfer function between Δv_{out} and Δv_{den} is in (6.24), reflecting the voltage tracking ability.

$$TF_{i_{id}} = \frac{\Delta v_{out}}{\Delta i_{out}} = \frac{-G_{v} \cdot G_{ii} \cdot Z_{net}}{sJ_{vir} + D_{damp} + G_{v} \cdot G_{ii} \cdot Z_{net} (1/R_{vai} + sJ_{vir})}$$
(6.23)

$$TF_{v_{\text{id}}} = \frac{\Delta v_{\text{out}}}{\Delta v_{\text{dcn}}} = \frac{(1/R_{\text{vai}} + sJ_{\text{vir}}) \cdot G_{\text{v}} \cdot G_{\text{ii}} \cdot Z_{\text{net}}}{sJ_{\text{vir}}(1 + G_{\text{v}}G_{\text{ii}}Z_{\text{net}}) + D_{\text{damp}} + G_{\text{v}} \cdot G_{\text{ii}} + G_{\text{v}}G_{\text{ii}} \cdot Z_{\text{net}}/R_{\text{vai}}}$$
(6.24)

The pole distribution of $TF_{i_id}(s)$ and step response of $TF_{v_id}(s)$, with varying D_d and J_{vir} , are presented, as in Figure 6.8. From Figure 6.8(a) and (b), remarkably, the BiC with IEL can be simplified to a 3^{rd} -order system approximately, including a negative real root (representing the inertia component) and a pair of negative conjugate complex roots (representing low-frequency oscillation mode). In Figure 6.8(a), with D_d increasing from 2 to 7, the poles of oscillation mode move to real axis, and the damping increases firstly and then decreases. At about D_d =4, the damping is maximum. Besides, the time constant T_{iner} of the inertia component decreases with D_d increasing, indicating that system inertia is weakened. The opposite movement trend of poles, with J_{vir} increasing, can be observed in Figure 6.8(b). The damping of oscillation mode is first increased and then decreased, and the poles move away from real axis and oscillation frequency increases. The poles are always on the left half plane, confirming the stability of inertia emulation part. In Figure 6.8(c), with the increase of J_{vir} and D_d , the oscillation damping first increases and then decreases, which is consistent with Figure 6.8(a) and (b).




Figure 6.8: Dynamic stability analysis of BiC with the proposed IEL. (a) The impact of D_d on $TF_{i_id}(s)$. (b) The impact of J_{vir} on $TF_{i_id}(s)$. (c) Step response of $TF_{v_id}(s)$.

6.3 Parameters Optimal Design

In SoC self-balance algorithm, the exponent k changes the SoC balance speed by adjusting the power allocation. In this process, R_{vai} will be dynamically adjusted according to k and SoC, which would affect i_{outi} , v_{outi} and transient performance. Therefore, power constraint, voltage constraint and dynamic stability constraint should be considered while selecting k. Two ESUs in discharge mode is taken as an example. SoC₁ changes from 30% to 70% and |k| changes from 0 to 10 with SoC_{2, t=0} =50%.

6.3.1 Power constraint

The sharing of P_{net} can be derived from (6.10), as shown in (6.25), which is not only related to

k but also related to the ΔSoC_{ij} of ESU. The output/injected current of BiC and ESU should not exceed their maximum value, i.e. i_{outi_max} and i_{bi_max} .




Figure 6.9: Different constraints for exponent k. (a) Power constraint. (b) Power sharing with varying k. (c) Voltage deviation constraint. (d) Δv_{out} with varying k. (e) Poles of $TF_{v_{-}\text{id}}(s)$ with varying R_{va} . (f) Stability constraint.

$$\begin{cases} i_{\text{outi}} = \left(\text{SoC}_{i}^{k\lambda_{i}} / \sum_{i=1}^{n} \text{SoC}_{i}^{k\lambda_{i}} \right) & i_{\text{load}} \leq i_{\text{outi_max}}(a) \\ i_{\text{bi}} = \left(\text{SoC}_{i}^{k\lambda_{i}} / \sum_{i=1}^{n} \text{SoC}_{i}^{k\lambda_{i}} \right) & \frac{v_{\text{outi}}}{v_{\text{si}}} i_{\text{load}} \leq i_{\text{bi_max}}(b) \end{cases}$$

$$(6.25)$$

Figure 6.9(a) shows how the power sharing would be affected by SoC_i and k. The larger k, with the same Δ SoC_{ij}, enlarges the power allocation difference between ESUs, which might cause the ESU power to exceed its maximum though balancing SoC faster. The relation between i_{outi} and k, when Δ SoC₁₂=-20%, is in Figure 6.9(b). It can be found that the power released by ESU₂ exceeds its acceptable power rating when k exceeds $k_{\text{i_limit}}\approx$ 6.5, degrading its lifespan. Power constraint is an upper limit to k.

6.3.2 Voltage deviation constraint

The maximum voltage deviation Δv_{outi} caused by droop feature is another constraint of k. R_{vai}^0 =2 can be obtained from (6.26). Combining (6.10) and (6.25), the quadratic equation of Δv_{outi} can be derived from (6.4a), as shown in (6.27). Δv_{outi} can be acquired by solving (6.27), as shown in (6.28). The other solution of (6.27) is rejected because it exceeds v_{dcn} . From (6.28), Δv_{outi} is affected by SoC_i, k and k, and their relation is shown in Figure 6.9(c). When $|\Delta SoC_{12}|$ is large, there would be a set of k making v_{outi} exceed its constraint value. Figure 6.9(d) shows the relation between Δv_{outi} and k, when ΔSoC_{12} =-20%. Δv_{outi} would locate in the unsafe region when $k \in [k_{\text{v_lim1}}, k_{\text{v_lim2}}]$, degrading power quality. Therefore, Eq. (6.28) provides a regional limit for k.

$$R_{\text{vai}}^{0} = \Delta v_{\text{outi_max}} / \Delta i_{\text{outi_max}}$$
 (6.26)

$$\Delta v_{\text{outi}} = -\frac{R_{\text{vai}}^{0} i_{\text{load}}}{\sum_{i=1}^{n} \text{SoC}_{i}^{k\lambda_{i}}} = -\frac{R_{\text{vai}}^{0}}{\sum_{i=1}^{n} \text{SoC}_{i}^{k\lambda_{i}}} \frac{P_{\text{const}}}{v_{\text{outi}} + \Delta v_{\text{outi}}}$$
(6.27)

$$|\Delta v_{\text{outi}}| = |(-v_{\text{dcn}} + \sqrt{v_{\text{dcn}}^2 - 4\frac{R_{\text{vai}}^0 P_{\text{const}}}{\sum_{i=1}^n \text{SoC}_i^{k\lambda_i}}})/2| \le \Delta v_{\text{out_max}}$$
 (6.28)

6.3.3 Dynamic stability constraint

As mentioned before, R_{vai} is regarded as a virtual impedance connected in series on the BiC output side, affecting the system damping ξ . According to (6.24), the influence of R_{vai} on the system dynamic characteristics is shown in Figure 6.9(e). Note that ξ first increases and then decreases with R_{vai} increasing. To ensure a good dynamic response, ξ should not be less than 0.707, thus from Figure 6.9(e), R_{vai} should not be less than $R_{\text{va_lim}}$ =1.25. Considering (6.6), the dynamic stability constraint is in (6.29).

$$R_{\text{vai}} = R_{\text{vai}}^{0} \cdot \text{SoC}_{i}^{-k\lambda_{i}} \ge R_{\text{va_lim}}$$
(6.29)

Figure 6.9(f) shows the influences of SoC and k on R_{vai} . The difference in R_{vai} becomes larger with increase of k, resulting in larger power allocation difference and accelerating the SoC balance speed. However, the ESU releasing more power is with a smaller R_{vai} , degrading the system damping and deteriorating dynamic characteristic. Hence, dynamic stability constraint provides an upper limit for k.

Considering these three constraints, constraints estimation is performed, as shown in Figure 6.10(a). Lower limit of |k| is not required. The power is equally distributed among ESUs when $R_{\text{vai}}=R_{\text{vai}}^0$ and k=0. From Figure 6.9(f), dynamic stability is ensured because R_{vai}^0 is within the acceptable range. Power and voltage deviation constraints would be obeyed also, when ESUs with $R_{\text{vai}}=R_{\text{vai}}^0$ supply power within rated range. Hence, the above three constraints are upper and region limitations.

The flow of control parameter design and optimized selection range is shown in Figure 6.10(b). The specific process is as follows:




Figure 6.10: Constraint estimation and parameter optimization flow chart. (a) Parameters design considering coonstraints. (b) Flow chart.

- 1) DLC PI controllers are designed according to the requirements of phase margin and amplitude margin [54].
- 2) As shown in Figure 6.9, J_{vir} and D_{d} are selected based on the standards of dynamic performance (ξ and T_{iner}). Note that, the impact of oscillation mode should not be ignored.

- 3) Set R_{vai}^0 from Eq. (6.26); choose the initial value of k according to the SoC balance speed.
- 4) Draw Figure 6.10(a) based on Eqs. (6.25), (6.28) and (6.29) for constraint estimation. If these constraints are met, it indicates that the selected k is reasonable, if not, an appropriate k should be chosen according to Figure 6.10(a).

6.4 Simulation and Experiment Verification

Simulation and dSPACE-based HIL experiment is conducted to validate the effectiveness of the proposed control strategy. The multi-parallel ESS similar to Figure 6.1 is tested and P_{net} is changes suddenly to imitate the power disturbance. The control and circuit parameters are in Tables 6.3 and 6.4.

6.4.1 Simulation results

In order to verify the inertia effect and voltage regulation ability of the proposed strategy, it is compared with the droop control and VDCM control [89, 143]. When *t*=3s and 6s, there are power disturbance of 2 kW. The results are shown in Figure 6.11 and 6.12. The voltage oscillates severely under droop control, indicating that DC-MG lacks of damping and inertia.

Table 6.4 Control parameters of different control

Control strategy	ITEMS	Value
	Droop coefficient R _a	2 Ω
Dual loop control	Voltage loop $k_{\rm vp}+k_{\rm vi}/s$	1+10/s
	Current loop $k_{ip} + k_{ii}/s$	5+1/s
	Droop coefficient R_a	2 Ω
	Virtual armature resistance	1.2Ω
VDCM control	Voltage loop $k_{\rm vp}$ + $k_{\rm vi}/s$	0.1+50/s
	Virtual inertia $J_{ m vir}$	2 F
	Virtual damping $D_{ m damp}$	10
	Virtual inertia $J_{ m vir}$	0.06
	Virtual damping $D_{ m d}$	4
	Speed regulation resistance R_{vai}^0	$2~\Omega$
Inertia-emulation based	Voltage loop $k_{\rm vp} + k_{\rm vi}/s$	0.1+50/s
cooperative control strategy	SVR $k_{\rm s}$	1
	Switch frequency	10 kHz
	ESU capacity	2.0 Ah
	Net power of Zone II P_{net}	2 kW

It can be seen from Figure 6.11(b) that the dynamic performance is improved significantly when IEL or VDCM works, and v_{out} can move to steady state without oscillation. Since the proposed IEL is in the system level control, it does not destroy bandwidth coordination, thus can eliminate voltage oscillation in the initial stage. The transient behavior is improved and the voltage tracking ability at the startup phase is enhanced, compared with droop control and previous VDCM control. The influences of J_{vir} and D_{d} are shown in Figure 6.11(c) and (d), respectively. When

 $J_{\rm vir}$ or $D_{\rm d}$ selects a small value, $v_{\rm out}$ would achieve stability after a short period of oscillation. The oscillation will be better suppressed and a good transient behavior would be acquired when larger $J_{\rm vir}$ or $D_{\rm d}$ is chosen. The damping of oscillation mode would decrease with the increasing of $J_{\rm vir}$ or $D_{\rm d}$, which is consistent with Figure 6.8. Therefore, ξ and $T_{\rm iner}$ should be considered together when selecting $J_{\rm vir}$ and $D_{\rm d}$.




Figure 6.11: Comparison of different control strategies. (a) The v_{out} of droop control. (b) The comparison between the proposed IEL and VIDC. (c) The impact of J_{vir} . (d) The impact of D_{d} .




Figure 6.12: The influence of k on SoC balance speed. (a) The result of v_{outi} . (b) The result of current ratio. (c) The result of R_{vai} . (d) The result of SoC.

 P_{net} is disturbed by 2kW every 3s and the operation mode of ESS are thus changed. When $t \in [0, 0.5s]$ (the start-up stage), the SoC balance algorithm does not work. After t=0.5s, the SoC self-balance algorithm is activated. The simulation results are in Figure 6.12. From Figure 6.12(b) and (c), R_{val} of ESU₁ with a larger SoC is smaller in discharge mode, and thus the output current is larger. In the charge mode, R_{val} is larger and the injected current is smaller. As a result, ΔSoC_{12} is decreased to 0. It can be concluded from Figure 6.12(d) that, after a same time period, the final ΔSoC_{12} with a higher |k| becomes smaller, indicating the SoC equalization rate is enhanced. Meanwhile, although different k would change the SoC balance speed, it would hardly bring a difference in SoC_{av}, indicating that changing k will not affect the overall efficiency of ESS.

6.4.2 Hardware in the loop experiment results

The dSPACE-based HIL platform is built, as shown in Figure 4.14, to verify the performance of the proposed inertia-emulation based cooperative control strategy. The DC-MG is built in the power electronics simulation software MATLAB and simulated by compact prototyping unit MicroLabBox with a time step of 100 µs. The discrete control algorithm is implemented in the NXP QorlQ P5020 processor to generate the gate signals of all IGBTs and the sampling frequency is 10 kHz. The analog signals and digital signals (state variables and PWM signal) are transferred through I/O interfaces and cables.




Figure 6.13: The effect of k on the SoC balance when SoC_{1, t=0}=80% and SoC_{2, t=0}=70%. (a) k=10. (b) k=20. (c) k=30. (d) State variable when k=30.

Case A: Performance of the SoC self-balance algorithm with different k and sudden power

fluctuation

The experimental waveform with varying k is shown in Figure 6.13, when P_s =3kW and P_{const} =2kW. P_{net} (= P_{const} - P_s) is disturbed by 2kW every 200s and the operation mode of ESS are thus changed. The initial SoCs of these ESUs are 80% and 70%. In discharge mode, v_{out} of ESU is lower than v_{den} , and v_{out} is higher than v_{den} in charge mode, as shown in Figure 6.13(a-c). k_{droop1} of ESU₁ with a larger SoC is larger than k_{droop2} in discharge mode, and thus the output current is larger. In the charge mode, k_{droop1} of ESU₁ is smaller than k_{droop2} and the injected current is smaller. As a result, Δ SoC₁₂ converges to 0. From Figure 6.13, the final Δ SoC₁₂ with a higher |k| becomes smaller after a same time period. Δ SoC₁₂, $t_{r=1000}$ is 3.4%, 1.4% and 0.4% when |k| is 10, 20 and 30. The SoC equalization rate is enhanced by a higher |k|.





Figure 6.14: The effect of k on the SoC balance when SoC_{1, t=0}=80% and SoC_{2, t=0}=70%. (a) k=10. (b) k=20. (c) k=30. (d) State variable when k=30.


Moreover, the experimental waveform of three ESUs in parallel is shown in Figure 6.14. $P_{\text{net}}(=P_{\text{const}}-P_{\text{s}})$ is disturbed by 2kW every 20s and the operation mode of ESS are thus changed. The initial SoCs of these ESUs are 55%, 50% and 45%. Similar to the result in Figure 6.13 (two ESUs in parallel), the ESUs regulated by the proposed SoC self-balance algorithm also operate in the manner that the ESU with higher SoC should release more power in discharge mode and absorb less power in charge mode than the one with lower SoC. The SoC unbalance can be removed much faster when choosing a larger |k|.

Case B: Performance of SVR loop

Case B verifies the impact of SVR loop, as shown in Figure 6.15. P_s is constant at 3kW. The initial value of P_{const} is 2kW, which increases or decreases by 2kW every 4s.

Comparing Figure 6.15(a) and (b), SVR can eliminate steady-state error and ensure better voltage quality. In the transient process, SVR increases the oscillation amplitude, and as k_s increases, the oscillation becomes more severe because of the interaction between SVR and IEL which form a 2^{nd} -order oscillation loop. Thus, k_s should not be too large. In this chapter, k_s =1.





(d) k_s =10 and with SVR, k_{damp} =8, J_{vir} =0.06

Figure 6.15: The influence of SVR loop. (a) Without SVR, k_{damp} =8 and J_{vir} =0.06. (b) k_{s} =1 with SVR, k_{damp} =8 and J_{vir} =0.06. (c) k_{s} =5 with SVR, k_{damp} =8 and J_{vir} =0.06. (d) k_{s} =10 with SVR, k_{damp} =8 and J_{vir} =0.06.

6.5 Summary

An inertia-emulation based cooperative control strategy is proposed to address the SoC imbalance and voltage deviation problem during steady-state operation, and the voltage stability problem caused by inertia-less during the transient process in multi-parallel ESS of islanded DC-MG, which includes a SoC self-balance algorithm, IEL, and a virtual-inductor-based SVR loop.

Specifically, the SoC mismatch degree is defined and the power distribution is regulated by integrating this SoC mismatch degree into virtual droop resistance to achieve dynamic SoC balance. Thus the contradiction between SoC balancing speed and maintaining system stability is addressed by this redefined SoC-based droop resistance function. The SoC convergence speed depends on the introduced adjustment factor k. Besides, IEL and SVR loop are developed based on DC motor model and circuit equivalence of inductors respectively, to improve the dynamic stability and eliminate the steady-state voltage error. The dynamic performance analysis demonstrates that a larger exponent |k| accelerates SoC balance speed. Moreover, the SoC self-balance algorithm is a 2^{nd} -order system and the IEL can be simplified to a 3^{rd} -order system. Thus, appropriate J_{vir} and D_{d} could be selected based on the requirements of ξ and T_{iner} . The steady region of k is discussed considering the boundaries of various constraints estimation, and the parameter optimal design process is presented. Finally, simulations and dSPACE-based HIL experiments are conducted. It is demonstrated that fast SoC balance, inertia effect, and stiffness can be simultaneously guaranteed in multi-parallel ESS with the proposed method.

7 Conclusions and Future Works

7.1 Conclusions

The promotion of DC microgrid (DC-MG) is one of the most effective ways to improve the penetration of renewable energy sources (RES) and thus would be an indispensable element of the future power system. The characteristics of volatility, intermittency, and randomness will pose challenges to the stability of the DC bus voltage and threaten the stable operation of the islanded DC-MG. A reasonable configuration and control of the energy storage system (ESS) can effectively suppress the fluctuation and oscillation of the DC bus voltage.

This dissertation focuses on the stabilization control and stability mechanism analysis of islanded DC-MG, as well as the state of charge (SoC) unbalance problem of multi-parallel ESS is considered. By making full use of the dynamic voltage support ability of ESS, it aims to improve the voltage stability of islanded DC-MG and the power quality of users by providing sufficient inertia and damping, and the research on low-frequency oscillation (LFO) mechanisms provides theoretical guidances for dynamic stability enhancement methods.

The significant conclusions include the following aspects:

- (i) A virtual inertia and damping control (VIDC) for bidirectional DC (bi-DC) converters is proposed and its essence is connecting a virtual capacitor and a controlled current source in parallel, and a virtual resistance in series on the output side of bi-DC converters, which makes the external characteristics of bi-DC converters consistent with the dynamic characteristics of DC machines. Simulation results show that the proposed strategy provides satisfactory inertia and damping effects in islanded DC-MG.
- Based on a simple DC machine model, a VIDC strategy is proposed. It is a systematic combination of active damping control, virtual resistance control and virtual inertia control.
- The analogy between DC machine and bi-DC converter control is addressed and the VIDC concept model is proposed. The control parameters have a clear physical meaning.
- The rated voltage is added into the inertia loop, thus the proposed VIDC strategy only acts in the transient process with a better control performance, the static characteristics (i.e. voltage regulation and power sharing) would not be affected.

- The inertia matching method of multi-parallel bi-DC converters is analyzed to realize dynamic process consistency. Parameter design methods are given and a second-order model is proposed to simplify the parameter design.
- (ii) Inertia droop control (IDC) strategies are proposed based on the equivalent models of VIDC to mitigate LFO, suppress the rate of change of voltage (RoCoV) and remove the voltage deviation in islanded DC-MG. The dSPACE-based hardware in the loop (HIL) experiment validates the theoretical analysis and the proposed methods. The major studies and contributions are summarized as follows:
- Equivalent droop-control-form models of VIDC are derived, and it is found that VIDC can
 be regarded as an improved droop control with a damping term. Thus, the virtual inertia can
 be realized by a dynamic virtual impedance or an adaptive droop resistance, while the damping results from a first-order lag unit.
- Based on the established voltage-source and current-source models of VIDC, voltage-mode
 and current-mode IDC strategies are proposed. Compared with conventional VIDC for islanded DC-MG, the inertia and damping can be improved by easily modifying the droop
 control without adding any auxiliary controllers or observers, simplifying the complex control structure.
- A feedback analytical method is proposed to illustrate the stability mechanism and a phasor diagram is developed as its analysis tool where the interaction among feedback variables can be intuitively observed. Thus the positive damping of IDC is revealed, and the physical significance and control function of parameters are explained explicitly from multi-views.
- Dynamic performance and small-signal stability analysis are conducted to determine appropriate parameters of optimal effect and to ensure better dynamic responses.
- (iii) The mechanism analysis and mitigation method of low-frequency oscillations in islanded DC-MG are developed by the established multi-timesacle impedance modeling framework. Specifically, control loops of different timescales are visualized as independent loop virtual impedances (LVIs) and their interaction is interpreted by the interconnection of LVIs, explaining the LFO mechanism. On this basis, dynamic stability enhancement methods are proposed to cancel the non-passive impedances and improve the high-frequency inertia. Simulation and experiment validated the proposed impedance modeling and stability enhancement methods.
- The stability mechanism of VIDC and low-frequency oscillations of VIDC-DC-MG at different timescales are revealed by fully analysing LVIs. The multi-timescale impedance model illustrates the impedance-shaping effects and impedance properties of the different-

- timescale control loops/parameters in a generic and intuitive way.
- *RLC* representations of LVIs are derived and their passive circuit elements are expressed by control parameters. Thus the low-frequency oscillations within the voltage- and inertia-loop bandwidths are analyzed by *LC* impedance interaction. Further, the physical interpretation of control process is elaborated by analyzing the behavior of passive circuit elements mapped from control parameters.
- By discovering the non-passive regions of LVIs and investigating their influences on the
 other LVIs, the positive-feedback loops with negative damping are identified and defined
 as the instability factors, which deteriorate low-frequency oscillations and reflect the coupling between different timescales.
- Dynamic stability enhancement methods are proposed, including positive-damping reshaping loops to compensate for the negative damping caused by VIDC and constant power load, and a supercapacitor unit enhancing the high-frequency inertia of VIDC-DC-MG.
- The corresponding passivity analysis is conducted on the multi-timescale impedance model to evaluate the voltage stability.
- (iv) An inertia-emulation based cooperative control strategy is proposed to solve both the SoC imbalance and voltage deviation problems during steady-state operation, and the voltage stability problem caused by inertia-less in the transient process. Besides, the contradiction between SoC balancing speed and maintaining system stability is addressed. System stability and parameter influences on dynamics are investigated through time-domain modellng and analysis. Simulation and HIL experiment verify the performance of the proposed control method.
- A cooperative control strategy is proposed to balance the SoC of the multi-parallel ESS of islanded DC-MG. The defined SoC mismatch degree and balance speed adjustment factor *k* are integrated into the redefined droop resistance by SoC self-balance algorithm to dynamically balance the SoC and adjust balance rate.
- The contradiction between the SoC balancing speed and maintaining system stability is addressed by the reconstructed SoC-based droop resistance function.
- The optimal design method of *k* is given considering variable constraints and a dynamic stability constraint to ensure that the SoC self-balance algorithm will not affect stability.
- An inertia emuation loop (IEL) is proposed to enable multi-parallel ESS to provide virtual
 inertia and improve voltage stability. Different from previous inertia control, this IEL is
 designed based on the detailed DC motor model, giving all the control parameters a clearer
 physical meaning. And the rated value of the output voltage is added into the IEL, thus the

- proposed IEL only acts in the transient process with a better control performance and would not affect the static characteristics (i.e., voltage regulation and power distribution).
- Based on the circuit equivalence of inductances, a secondary voltage recovery loop is constructed to achieve zero steady-state voltage deviation by short-circuiting the droop resistor and to improve the system stiffness.

In summary, this dissertation takes the ESS of islanded DC-MG as the research subject. Focusing on the improvement of system stability, a related virtual inertia control method is proposed and the LFO mechanism of DC voltage is illustrated, and the SoC imbalance problem is solved. This study lays a theoretical and technical foundation for the future large-scale penetration of RES and the application of ESS in islanded DC-MG.

7.2 Future Works

Although VIDC has been proposed to enhance the voltage stability of islanded DC-MG and the low-frequency oscillation mechanism of DC bus voltage has been studied, the dynamic interaction of multi-converters still lacks in-depth investigation and needs to be further explored in future work. Based on this dissertation, there are many aspects worthy of expansion and many works deserve further investigation in follow-up research:

- (i) At present, all control parameters are set at a special operation point (generally selected as the rated operation point). When the operation point changes, it is difficult to guarantee sufficient stability margin and better dynamic response of the system. Therefore, future work will concentrate on the adaptability of the designed parameters in a wide range of working conditions, and parameter optimization design methods will be studied.
- (ii) The present control methods do not consider the influence of RES and load uncertainties on control performance. Therefore, some advanced nonlinear control methods are also worth studying, such as adaptive sliding mode observer based model predictive control (MPC). MPC is a closed-loop optimization control method with rolling optimization and feedback correction as the core idea, which undermines the influence of RES and load uncertainties to some extent.
- (iii) The methods of suppressing circulating current caused by line resistance will also be focused on. Circulating current can lead to uneven power distribution among energy storage units (ESUs), reduce system efficiency, cause SoC divergence among ESUs, and shorten their lifespan. Besides, the system stability would be affected due to the change in the operation point.
- (iv) It should be stressed that the proposed LFO analysis and impedance modeling approach are

only restricted to DC-MG with only one ESS. In the future, this impedance modeling framework and LFO analysis would be extended to DC-MG with multi-parallel ESS. Correspondingly, the dynamic interaction and dynamic characteristics of current sharing between multiple converters would be thoroughly investigated.

(v) The research of DC converter topologies should also be paid enough attention to improve their adaptability in medium and high voltage applications. Some key technical issues, such as dynamic voltage equalization and high losses of all series power electronic switches, the zero-current transfer (soft switching) of power electronic switches, and the hazards of extremely high dv/dt and di/dt, will be involved in future research.

Combining the previous research foundations, we will continue to focus on DC-MG stability issues and oscillation damping techniques.

References

- [1] "Revision for phase 4 (2021-2030)," European Commission, [Online]. Available: https://ec.europa.eu/clima/eu-action/eu-emissions-trading-system-eu-ets/revision-phase-4-2021-2030_en.
- [2] "2030 climate & energy framework," European Commission, [Online]. Available: https://ec.europa.eu/clima/eu-action/climate-strategies-targets/2030-climate-energy-framework_en.
- [3] "A European Green Deal," European Commission, [Online]. Available: https://ec.europa.eu/info/strategy/priorities-2019-2024/european-green-deal_en.
- [4] D. Zhang, J. Wang, Y. Lin, Y. Si, C. Huang and J. Yang, "Present situation and future prospect of renewable energy in China," *Renewable and Sustainable Energy Reviews*, vol. 76, pp. 865-871, 2017.
- [5] D. Normile, "China's bold climate pledge earns praise—but is it feasible?," *Science*, vol. 370, no. 6512, pp. 17-18, 2020.
- [6] "Renewable energy statistics 2020," International Renewable Energy Agency (IRENA), July 2020.
- [7] A. Khorsandi, M. Ashourloo and H. Mokhtari, "A decentralized control method for a low-voltage DC microgrid," *IEEE Trans. Energy Convers.*, vol. 29, no. 4, pp. 793-801, Dec. 2014.
- [8] T. Dragičević, X. Lu, J. C. Vasquez and et al., "DC microgrids—part II: a review of power architectures, applications, and standardization issues," *IEEE Trans. Power Electron.*, vol. 31, no. 5, pp. 3528-3549, May 2016.
- [9] ETSI EN 300 132-3-1. (2011). [Online]. Available: http://www.etsi.org/deliver/etsi_en/300100_300199/3001320301/02.01.01_40/en_3001320301v020101o.pdf
- [10] EMerge Alliance Standards. (2008). [Online]. Available: http://www.emergealliance.org/Standards/OurStandards.aspx.
- [11] IEC—Standardization management board—SG4 LVDC distribution systems up to 1500V DC. (2009). [Online]. Available: http://www.iec.ch/dyn/www/f?p = 103:85:0::::FSP_ORG_ID:6019
- [12] DC in the home. (2013). [Online]. Available: https://standards.ieee.org/about/sasb/iccom/IC13-005-02_DC_in_the_Home.pdf
- [13] F. Valenciaga and P. F. Puleston, "High-order sliding control for a wind energy conversion system based on a permanent magnet synchronous generator," *IEEE Trans. Energy Convers.*, vol. 23, no. 3, pp. 860–867, Sep. 2008
- [14] P. Lindman and L. Thorsell, "Applying distributed power modules in telecom systems," *IEEE Trans. Power Electron.*, vol. 11, no. 2, pp. 365–373, Mar. 1996.
- [15] T. Dragicevic, "Hierarchical control of a direct current microgrid with energy storage systems in a distributed topology," Ph.D. Dissertation, Faculty Elect. Eng. Comput., Zagreb Univ., Zagreb, Croatia, 2013.
- [16] K. Sun, L. Zhang, Y. Xing, and et al., "A distributed control strategy based on DC bus signaling for modular photovoltaic generation systems with battery energy storage," *IEEE Trans. Power Electron.*, vol. 26, no. 10, pp. 3032–3045, Oct. 2011.
- [17] J.-W. Kim, H.-S. Choi, and B. H. Cho, "A novel droop method for converter parallel operation," *IEEE Trans. Power Electron.*, vol. 17, no. 1, pp. 25–32, Jan. 2002.
- [18] H. Kakigano, Y. Miura, and T. Ise, "Low-voltage bipolar-type DC microgrid for super high quality distribution," *IEEE Trans. Power Electron.*, vol. 25, no. 12, pp. 3066–3075, Dec. 2010.
- [19] M. Sechilariu, B.Wang, and F. Locment, "Building-integrated microgrid: Advanced local energy management for forthcoming smart power grid communication," *Energy Build.*, vol. 59, pp. 236–243, 2013.

- [20] M.-H. Ryu, H.-S. Kim, J.-H. Kim and et al, "Test bed implementation of 380V DC distribution system using isolated bidirectional power converters," *in Proc. IEEE Energy Convers. Congr. Expo.*, 2013, pp. 2948–2954.
- [21] D. J. Becker and B. J. Sonnenberg, "DC microgrids in buildings and data centers," in *Proc. IEEE Int. Telecommun. Energy Conf.*, 2011,pp. 1–7.
- [22] H. Kakigano, Y. Miura, and T. Ise, "Distribution voltage control for DC microgrids using fuzzy control and gain-scheduling technique," *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2246–2258, May 2013.
- [23] S.-M. Chen, T.-J. Liang and K.-R. Hu, "Design, analysis, and implementation of solar power optimizer for DC distribution system," *IEEE Trans. Power Electron.*, vol. 28, no. 4, pp. 1764-1772, April 2013.
- [24] J. Li, M. Zhang, Q. Yang and et al., "SMES/battery hybrid energy storage system for electric buses," *IEEE Trans. Appl. Supercond.*, vol. 26, no. 4, pp. 1-5, June 2016.
- [25] Q. Sun, H. Lv, S. Wang, and et al., "Optimized state of charge estimation of Lithium-Ion battery in SMES/Battery hybrid energy storage system for electric vehicles," *IEEE Trans. Appl. Supercond.*, vol. 31, no. 8, pp. 1-6, Nov. 2021.
- [26] R. S. Balog and P. T. Krein, "Bus selection in multibus DC microgrids," *IEEE Trans. Power Electron.*, vol. 26, no. 3, pp. 860–867, Mar. 2011.
- [27] N. C. Ekneligoda and W. W. Weaver, "A game theoretic bus selection method for loads in multibus DC power systems," *IEEE Trans. Ind. Electron.*, vol. 61, no. 4, pp. 1669–1678, Apr. 2014.
- [28] Q. Shafiee, T. Dragicevic, J. C. Vasquez and et al., "Hierarchical control for multiple DC-microgrids clusters," *IEEE Trans. Energy Convers.*, vol. 29, no. 4, pp. 922–933, Dec. 2014.
- [29] N. Rashidirad, M. Hamzeh, K. Sheshyekani and et al., "A simplified equivalent model for the analysis of low-frequency stability of multi-bus DC microgrids," *IEEE Trans. Smart Grid*, vol. 9, no. 6, pp. 6170-6182, Nov. 2018.
- [30] M. Farhadi and O. A. Mohammed, "A new protection scheme for multi-bus DC power systems using an event classification approach," *IEEE Trans. Ind. Appl.*, vol. 52, no. 4, pp. 2834-2842, July-Aug. 2016.
- [31] X. She, A. Q. Huang, and R. Burgos, "Review of solid-state transformer technologies and their application in power distribution systems," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 1, no. 3, pp. 186–198, Sep. 2013.
- [32] A. Agrawal, C. S. Nalamati and R. Gupta, "Hybrid DC-AC zonal microgrid enabled by solid-state transformer and centralized ESD integration," *IEEE Trans. Ind. Electron.*, vol. 66, no. 11, pp. 9097-9107, Nov. 2019.
- [33] D. Qin, Q. Sun, R. Wang and et al., "Adaptive bidirectional droop control for electric vehicles parking with vehicle-to-grid service in microgrid," *CSEE Journal of Power and Energy Systems*, vol. 6, no. 4, pp. 793-805, Dec. 2020.
- [34] A. Q. Huang, M. L. Crow, and et al., "The future renewable electric energy delivery and management (FREEDM) system: The energy internet," *Proc. IEEE*, vol. 99, no. 1, pp. 133–148, Jan. 2011.
- [35] S. Bifaretti, P. Zanchetta, A. Watson and et al., "Advanced power electronic conversion and control system for universal and flexible power management," *IEEE Trans. Smart Grid*, vol. 2, no. 2, pp. 231–243, Jun. 2011.
- [36] M. Leng, G. Zhou, H. Li and et al., "Impedance-based stability evaluation for multibus DC microgrid without constraints on subsystems," *IEEE Trans. Power Electron.*, vol. 37, no. 1, pp. 932-943, Jan. 2022.
- [37] L. Tippe, L. Pilgrim, J. Fröschl and et al., "Modular simulation of zonal architectures and ring topologies for automotive power nets," 2021 IEEE Vehicle Power and Propulsion Conference, 2021, pp. 1-5.
- [38] M. Salehi, S. A. Taher, I. Sadeghkhani and et al., "A poverty severity index-based protection strategy for ring-bus low-voltage DC microgrids," *IEEE Trans. Smart Grid*, vol. 10, no. 6, pp. 6860-6869, Nov. 2019.
- [39] X. Zheng, H. Han, M. Shi and et al., "A hierarchical intelligent fault detection and location scheme for DC ring bus microgrid," IECON 2021 47th Annual Conference of the IEEE Industrial Electronics Society, 2021, pp. 1-5.
- [40] J. Park, J. Candelaria, L. Ma and et al., "DC ring-bus microgrid fault protection and identification of fault location," *IEEE Trans. Power Del.*, vol. 28, no. 4, pp. 2574-2584, Oct. 2013.
- [41] X. She, S. Lukic and Q. H. Alex, "DC zonal micro-grid architecture and control," IECON 2010 36th Annual Conference on IEEE Industrial Electronics Society, 2010, pp. 2988-2993.

- [42] P. Zolfi, S. Vahid and A. EL-Refaie, "A novel three-port DC-DC converter for integration of PV and storage in zonal DC microgrids," 2021 22nd IEEE International Conference on Industrial Technology (ICIT), 2021, pp. 285-291.
- [43] Y. Ma, K. Corzine, A. Maqsood and et al., "Stability assessment of droop controlled parallel buck converters in zonal ship DC microgrid," 2019 IEEE Electric Ship Technologies Symposium (ESTS), 2019, pp. 268-272.
- [44] R. T. Wang, L. J. Fu, F. Xiao and et al., "System protection for vessel DC zonal electrical system supplied by medium voltage DC," 2013 IEEE International Conference on Applied Superconductivity and Electromagnetic Devices, 2013, pp. 89-93.
- [45] N. Yadav and N. R. Tummuru, "A real-time resistance based fault detection technique for zonal type low-voltage DC microgrid applications," *IEEE Trans. Ind. Appl.*, vol. 56, no. 6, pp. 6815-6824, Nov.-Dec. 2020.
- [46] P. Wang, S. Feng, P. Liu and et al., "Nyquist stability analysis and capacitance selection for DC current flow controllers in meshed multi-terminal HVDC grids," *CSEE Journal of Power and Energy Systems*, vol. 7, no. 1, pp. 114-127, Jan. 2021.
- [47] A. Korompili and A. Monti, "Analysis of the dynamics of dc voltage droop controller of dc-dc converters in multi-terminal dc grids," 2017 IEEE Second International Conference on DC Microgrids (ICDCM), 2017, pp. 507-514.
- [48] L. Guo, P. Li, X. Li and et al., "Reduced-order modeling and dynamic stability analysis of MTDC systems in DC voltage control timescale," *CSEE Journal of Power and Energy Systems*, vol. 6, no. 3, pp. 591-600, Sept. 2020.
- [49] M. H. Ullah, S. Paul and J. -D. Park, "Real-time electricity price forecasting for energy management in grid-tied MTDC microgrids," 2018 IEEE Energy Conversion Congress and Exposition (ECCE), 2018, pp. 73-80.
- [50] L. Wang, X. Fu and M. -C. Wong, "Operation and control of a hybrid coupled interlinking converter for hybrid AC/Low voltage DC microgrids," *IEEE Trans. Ind. Electron.*, vol. 68, no. 8, pp. 7104-7114, Aug. 2021.
- [51] Z. Liu, S. Miao, W. Wang and et al., "Comprehensive control scheme for an interlinking converter in a hybrid AC/DC microgrid," *CSEE Journal of Power and Energy Systems*, vol. 7, no. 4, pp. 719-729, July 2021.
- [52] B. Liu, F. Zhuo, and X. Bao, "Control method of the transient compensation process of a hybrid energy storage system based on battery and ultra-capacitor in micro-grid," *Proc. IEEE ISIE Conf.*, Hangzhou, China, May 2012, pp. 1325–1329.
- [53] Chengshan WANG, Wei LI, Yifeng WANG and et al., "DC bus voltage fluctuation classification and restraint methods review for DC microgrid," *Proceedings of the CSEE*, vol. 37, no. 1, pp. 84-98, Jan. 2017.
- [54] G. Lin, J. Ma, Y. Li and et al., "A virtual inertia and damping control to suppress voltage oscillation in islanded DC microgrid," *IEEE Trans. Energy Convers.*, vol. 36, no. 3, pp. 1711-1721, Sept. 2021.
- [55] J. Siegers, S. Arrua and E. Santi, "Stabilizing controller design for multibus MVdc distribution systems using a passivity-based stability criterion and positive feedforward control," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 1, pp. 14-27, Mar. 2017.
- [56] D. del Puerto-Flores, J. M. A. Scherpen, M. Liserre and et al., "Passivity-based control by series/parallel damping of single-phase PWM voltage source converter," *IEEE Trans. Control Syst. Technol.*, vol. 22, no. 4, pp. 1310-1322, Jul. 2014.
- [57] Y. I. Son and I. H. Kim, "Complementary PID controller to passivity-based nonlinear control of boost converters with inductor resistance," *IEEE Trans. Control Syst. Technol.*, vol. 20, no. 3 pp. 826-834, Jul. 2012.
- [58] M. A. Hassan, E. P. Li, X. Li and et al., "Adaptive passivity-based control of dc-dc buck power converter with constant power load in dc microgrid systems," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 3 pp. 2029-2040, Sept. 2019.
- [59] R. Ortega, A. J. van der Schaft, B. Maschke and et al., "Interconnection and damping assignment passivity-based control of port-controlled Hamiltonian systems," *Automatica*, vol. 38, no. 4, pp. 585–596, Apr. 2002.
- [60] R. Ortega and E. Garcia-Canseco, "Interconnection and damping assignment passivity-based control: A survey," *Eur. J. Control*, vol. 10, no. 5, pp. 432–450, Dec. 2004.

- [61] S. Samanta, S. Barman, J. P. Mishra and et al., "Design of an interconnection and damping assignment-passivity based control technique for energy management and damping improvement of a DC microgrid," *IET Generation, Transmission & Distribution*, vol. 14, no. 11 pp. 2082-2091, Apr. 2020.
- [62] R. V. Meshram, M. Bhagwat, S. Khade and et al., "Port-controlled phasor hamiltonian modeling and IDA-PBC control of solid-state transformer," *IEEE Trans. Control Syst. Technol.*, vol. 27, no. 1, pp. 161-174, Jan. 2019.
- [63] W. He, R. Ortega, J. E. Machado and et al., "An adaptive passivity-based controller of a buck-boost converter with a constant power load," *Asian Journal of Control*, vol. 21, no. 1, pp. 581-595, Jan. 2019.
- [64] S. Pang, B. N. Mobarakeh, S.Pierfederici and et al., "Interconnection and damping assignment passivity-based control applied to on-board DC–DC power converter system supplying constant power aload," *IEEE Trans. on Ind. Appl.*, vol. 55, no. 6 pp. 6476-6485, Nov. 2019.
- [65] S. Pang, B. N. Mobarakeh, S. Pierfederici and et al., "Improving the stability of cascaded DC-DC converter systems via the viewpoints of passivity-based control and port-controlled hamiltonian framework," 2019 IEEE Industry Applications Society Annual Meeting, Baltimore, MD, USA, 2019, pp. 1-6.
- [66] J. Zeng, Z. Zhang and W. Qiao, "An interconnection and damping assignment passivity-based controller for a DC-DC boost converter with a constant power load," *IEEE Trans. Ind. Appl.*, vol. 50, no. 4 pp. 2314-2322, Jul. 2014.
- [67] S. Pang, B. Nahid-Mobarakeh, S. Pierfederici and et al., "Towards stabilization of constant power loads using IDA-PBC for cascaded LC filter DC/DC Converters," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 2, pp. 1302-1314, April 2021.
- [68] S. Pang, B. Nahid-Mobarakeh, S. Pierfederici and et al., "Large-signal stable nonlinear control of DC/DC power converter with online estimation of uncertainties," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 6, pp. 7355-7368, Dec. 2021.
- [69] S. Pang, S. A. Hashjin, B. Nahid-Mobarakeh and et al., "Large-signal stabilization of power converters cascaded input filter using adaptive energy shaping control," *IEEE Trans. Transp. Electrification*, vol. 7, no. 2, pp. 838-853, June 2021.
- [70] M. Cupelli, S. K. Gurumurthy, S. K. Bhanderi and et al., "Port controlled hamiltonian modeling and IDA-PBC control of dual active bridge converters for DC microgrids," *IEEE Trans. Ind. Electron.*, vol. 66, no. 11 pp. 9065-9075, Nov. 2019.
- [71] A. Kwasinski and P. T. Krein, "Passivity-based control of buck converters with constant-power loads," 2007 IEEE Power Electronics Specialists Conference, Orlando, FL, 2007, pp. 259-265.
- [72] Y. Liu, S. You, J. Tan and et al., "Frequency response assessment and enhancement of the U.S. power grids towards extra-high photovoltaic generation penetrations—An industry perspective," *IEEE Trans. Power Syst.*, vol. 33, no. 3, pp. 3438-3449, Jan. 2018.
- [73] W. Wu, Y. Chen, A. Luo and et al., "A virtual inertia control strategy for DC microgrids analogized with virtual synchronous machines," *IEEE Trans. Ind. Electron.*, vol. 64, no. 7, pp. 6005-6016, Jul. 2017.
- [74] X. Zhu, Z. Xie, S. Jing and et al., "Distributed virtual inertia control and stability analysis of dc microgrid," *IET Generation, Transmission & Distribution*, vol. 12, no. 14, pp. 3477-3486, Jun. 2018.
- [75] J. Fang, P. Lin, H. Li and et al., "An improved virtual inertia control for three-phase voltage source converters connected to a weak grid," *IEEE Trans. Power Electron.*, vol. 34, no. 9, pp. 8660-8670, Sept. 2019.
- [76] S. Wang, J. Hu, X. Yuan and et al., "On Inertial Dynamics of Virtual-Synchronous-Controlled DFIG-Based Wind Turbines," *IEEE Trans. Energy Convers.*, vol. 30, no. 4, pp. 1691-1702, Dec. 2015.
- [77] T. Shintai, Y. Miura and T. Ise, "Oscillation damping of a distributed generator using a virtual synchronous generator," *IEEE Trans. Power Deliv.*, vol. 29, no. 2, pp. 668-676, Apr. 2014.
- [78] E. Rakhshani, D. Remon, A. Mir Cantarellas and et al., "Analysis of derivative control based virtual inertia in multi-area high-voltage direct current interconnected power systems," *IET Gener. Transm. Distrib.*, vol. 10, no. 6, pp. 1458-1469, May. 2016.
- [79] B. Liu, F. Zhuo and X. Bao, "Control method of the transient compensation process of a hybrid energy storage system based on battery and ultra-capacitor in micro-grid," *Proc. IEEE ISIE Conf.*, Hangzhou, China, May 2012, pp. 1325–1329.
- [80] S. Peyghami, P. Davari, H. Mokhtari and et al., "Synchronverter-enabled DC power sharing approach for LVDC microgrids," *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 8089-8099, Oct. 2017.

- [81] J. Fang, H. Li, Y. Tang and et al., "On the inertia of future more-electronics power systems," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 4, pp. 2130-2146, Dec. 2019.
- [82] C. Li, Y. Li, Y. Cao and et al., "Virtual synchronous generator control for damping DC-side resonance of VSC-MTDC system," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 6, no. 3, pp. 1054-1064, Sep. 2018.
- [83] K. Shinoda, A. Benchaib, J. Dai and et al., "Virtual capacitor control: mitigation of DC voltage fluctuations in MMC-based HVdc systems," *IEEE Trans. Power Del.*, vol. 33, no. 1, pp. 455-465, Feb. 2018.
- [84] X. Zhu, F. Meng, Z. Xie and et al., "An inertia and damping control method of DC–DC converter in DC microgrids," *IEEE Trans. Energy Convers.*, vol. 35, no. 2, pp. 799-807, June 2020.
- [85] Y. Zhang, Q. Sun, J. Zhou and et al., "Coordinated control of networked AC/DC microgrids with adaptive virtual inertia and governor-gain for stability enhancement," *IEEE Trans. Energy Convers.*, vol. 36, no. 1, pp. 95-110, March 2021.
- [86] Ali Hosseinipour, Hossein Hojabri, "Virtual inertia control of PV systems for dynamic performance and damping enhancement of DC microgrids with constant power loads," *IET Renewable Power Generation*, vol. 12, no. 4, pp. 430-438, Jan. 2018.
- [87] Bo Zhang, Xiangwu Yan, Yibin Huang and et al., "Stability control and inertia matching method of multiparallel virtual synchronous generators," *Transactions of China Electrotechnical Society*, vol. 33, no. 10, pp. 42-52, May. 2017.
- [88] S. Samanta, J. P. Mishra and B. K. Roy, "Virtual DC machine: an inertia emulation and control technique for a bidirectional DC–DC converter in a DC microgrid," *IET Electric Power Applications*, vol. 12, no. 6, pp. 874-884, Jul. 2018.
- [89] N. Zhi, K. Ding, L. Du and et al., "An SOC-based virtual DC machine control for distributed storage systems in DC microgrids," *IEEE Trans. Energy Convers.*, vol. 35, no. 3, pp. 1411-1420, Sept. 2020.
- [90] Y. Wang, C. Wang, L. Xu and et al., "Adjustable inertial response from the converter with adaptive droop control in DC grids," *IEEE Trans. Smart Grid*, vol. 10, no. 3, pp. 3198-3209, May 2019.
- [91] M. A. Hassan, C. -L. Su, F. -Z. Chen and et al., "Adaptive passivity-based control of a DC–DC boost power converter supplying constant power and constant voltage loads," *IEEE Trans. Ind. Electron.*, vol. 69, no. 6, pp. 6204-6214, June 2022.
- [92] J. Loranca-Coutiño, J. C. Mayo-Maldonado, G. Escobar and et al., "Data-driven passivity-based control design for modular DC microgrids," *IEEE Trans. Ind. Electron.*, vol. 69, no. 3, pp. 2545-2556, March 2022.
- [93] C. A. Soriano-Rangel, W. He, F. Mancilla-David and et al., "Voltage regulation in buck-boost converters feeding an unknown constant power load: an adaptive passivity-based control," *IEEE Trans. Control Syst. Technol.*, vol. 29, no. 1, pp. 395-402, Jan. 2021.
- [94] W. Wu, Y. Chen, L. Zhou and et al., "A virtual phase-lead impedance stability control strategy for the maritime VSC–HVDC system," *IEEE Trans. Industr. Inform.*, vol. 14, no. 12, pp. 5475-5486, Dec. 2018.
- [95] L. Zhou, W. Wu, Y. Chen and et al., "Virtual positive-damping reshaped impedance stability control method for the offshore MVDC system," *IEEE Trans. Power Electron.*, vol. 34, no. 5, pp. 4951-4966, May 2019.
- [96] H. Nian, J. Yang, B. Hu and et al., "Stability analysis and impedance reshaping method for DC resonance in VSCs-based power system," *IEEE Trans. Energy Convers.*, vol. 36, no. 4, pp. 3344-3354, Dec. 2021.
- [97] B. He, W. Chen, X. Li and et al., "A power adaptive impedance reshaping strategy for cascaded DC system with buck-type constant power load," *IEEE Trans. Power Electron.*, vol. 37, no. 8, pp. 8909-8920, Aug. 2022.
- [98] X. Zhang, Q. -C. Zhong and W. -L. Ming, "A virtual RLC damper to stabilize DC/DC converters having an LC input filter while improving the filter performance," *IEEE Trans. Power Electron.*, vol. 31, no. 12, pp. 8017-8023, Dec. 2016.
- [99] A. A. A. Radwan and Y. A. I. Mohamed, "Linear active stabilization of converter-dominated DC microgrids," *IEEE Trans. Smart Grid*, vol. 3, no. 1, pp. 203-216, March 2012.
- [100] M. N. Hussain and V. Agarwal, "A novel feedforward stabilizing technique to damp power oscillations caused by DC–DC converters fed from a DC bus," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 2, pp. 1528-1535, June 2020.

- [101] M. Wu and D. D. -C. Lu, "A novel stabilization method of LC input filter with constant power loads without Load performance compromise in DC microgrids," *IEEE Trans. Ind. Electron.*, vol. 62, no. 7, pp. 4552-4562, July 2015.
- [102] X. Zhang, X. Ruan and Q. -C. Zhong, "Improving the stability of cascaded DC/DC converter systems via shaping the input impedance of the load converter with a parallel or series virtual impedance," *IEEE Transactions on Industrial Electronics*, vol. 62, no. 12, pp. 7499-7512, Dec. 2015.
- [103] F. Feng, X. Zhang, J. Zhang and et al., "Stability enhancement via controller optimization and impedance shaping for dual active bridge-based energy storage systems," *IEEE Trans. Ind. Electron.*, vol. 68, no. 7, pp. 5863-5874, July 2021.
- [104] M. Wu, D. D. Lu and C. K. Tse, "Direct and optimal linear active methods for stabilization of LC input filters and DC/DC converters under voltage mode control," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 5, no. 3, pp. 402-412, Sept. 2015.
- [105] M. Leng, G. Zhou, H. Li and et al., "Impedance-based stability evaluation for multibus DC microgrid without constraints on subsystems," *IEEE Trans. Power Electron.*, vol. 37, no. 1, pp. 932-943, Jan. 2022.
- [106] J. Guo, Y. Chen, S. Liao and et al., "Analysis and mitigation of low-frequency interactions between the source and load virtual synchronous machine in an islanded microgrid," *IEEE Trans. Ind. Electron.*, vol. 69, no. 4, pp. 3732-3742, April 2022.
- [107] J. Guo, Y. Chen, S. Liao and et al., "Low-frequency oscillation analysis of VSM-based VSC-HVDC systems based on the five-dimension impedance stability criterion," *IEEE Trans. Ind. Electron.*, vol. 69, no. 4, pp. 3752-3763, April 2022.
- [108] S. Gao, H. Zhao, Y. Gui and et al., "Impedance analysis of voltage source converter using direct power control," *IEEE Trans. Energy Convers.*, vol. 36, no. 2, pp. 831-840, Jun. 2021.
- [109] K. Sun, W. Yao, J. Fang and et al., "Impedance modeling and stability analysis of grid-connected DFIG-based wind farm with a VSC-HVDC," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 2, pp. 1375-1390, Jun. 2020.
- [110] Z. Yang, C. Shah, T. Chen, and et al, "Virtual damping control design of three-phase grid-tied PV inverters for passivity enhancement," *IEEE Trans. Power Electron.*, vol. 36, no. 6, pp. 6251-6264, Jun. 2021.
- [111] Y. Tu, J. Liu, Z. Liu and et al., "Impedance-based analysis of digital control delay in grid-tied voltage source inverters," *IEEE Trans. Power Electron.*, vol. 35, no. 11, pp. 11666-11681, Nov. 2020.
- [112] C. Zhang, M. Molinas, A. Rygg and et al., "Impedance-based analysis of interconnected power electronics systems: impedance network modeling and comparative studies of stability criteria," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 3, pp. 2520-2533, Sept. 2020.
- [113] Q. Zhang, J. Li, R. Zhu and et al., "Output impedance modeling and high-frequency impedance shaping method for distributed bidirectional DC–DC converters in DC microgrids," *IEEE Trans. Power Electron.*, vol. 35, no. 7, pp. 7001-7014, Jul. 2020.
- [114] Q. Ye, R. Mo and H. Li, "Impedance modeling and DC bus voltage stability assessment of a solid-state-transformer-enabled hybrid AC–DC grid considering bidirectional power flow," *IEEE Trans, Ind. Electron.*, vol. 67, no. 8, pp. 6531-6540, Aug. 2020.
- [115] X. Li, L. Guo, D. Huang and et al., "A reduced RLC impedance model for dynamic stability analysis of PI controller based DC voltage control of generic source-load two-terminal DC systems," *IEEE J. Emerg. Sel Topics Power Electron.*, vol. 9, no. 6, pp. 7264-7277, Dec. 2021.
- [116] Y. Li, Y. Gu, Y. Zhu and et al., "Impedance circuit model of grid-forming inverter: visualizing control algorithms as circuit elements," *IEEE Trans. Power Electron.*, vol. 36, no. 3, pp. 3377-3395, March 2021.
- [117] Y. Wang, X. Wang, F. Blaabjerg and et al., "Harmonic instability assessment using state-space modeling and participation analysis in inverter-fed power systems," *IEEE Trans. on Ind. Electron.*, vol. 64, no. 1, pp. 806-816, Jan. 2017.
- [118] G. O. Kalcon, G. P. Adam, O. Anaya-Lara and et al., "Small-signal stability analysis of multi-terminal VSC-based DC transmission systems," *IEEE Trans. Power Syst.*, vol. 27, no. 4, pp. 1818-1830, Nov. 2012.
- [119] R. Guan, N. Deng, Y. Xue and et al., "Small-signal stability analysis of the interactions between voltage source converters and DC current flow controllers," *IEEE Open Access Journal of Power and Energy*, vol. 7, pp. 2-12, 2020.
- [120] J. Beerten, S. D'Arco and J. A. Suul, "Identification and small-signal analysis of interaction modes in VSC MTDC systems," *IEEE Trans. Power Del.*, vol. 31, no. 2, pp. 888-897, April 2016.

- [121] G. Pinares and M. Bongiorno, "Modeling and analysis of VSC-based HVDC systems for DC network stability studies," *IEEE Trans. Power Deli.*, vol. 31, no. 2, pp. 848-856, April 2016.
- [122] M. Amin, J. A. Suul, S. D'Arco and et al., "Impact of state-space modelling fidelity on the small-signal dynamics of VSC-HVDC systems," 11th IET International Conference on AC and DC Power Transmission, 2015, pp. 1-11.
- [123] G. Bergna Diaz, J. A. Suul and S. D'Arco, "Small-signal state-space modeling of modular multilevel converters for system stability analysis," 2015 IEEE Energy Conversion Congress and Exposition (ECCE), 2015, pp. 5822-5829.
- [124] M. Amin, M. Zadeh, J. A. Suul and et al., "Stability analysis of interconnected AC power systems with multi-terminal DC grids based on the Cigré DC grid test system," *3rd Renewable Power Generation Conference* (RPG 2014), 2014, pp. 1-6.
- [125] C. Guo, S. Yang, W. Liu and et al., "Small-signal stability enhancement approach for VSC-HVDC system under weak AC grid conditions based on single-input single-output transfer function model," *IEEE Trans. Power Del.*, vol. 36, no. 3, pp. 1313-1323, June 2021.
- [126] S. Li, Y. Yan and X. Yuan, "SISO equivalent of MIMO VSC-dominated power systems for voltage amplitude and phase dynamic analyses in current control timescale," *IEEE Trans. Energy Convers.*, vol. 34, no. 3, pp. 1454-1465, Sept. 2019.
- [127] H. Zhang, L. Harnefors, X. Wang and et al., "Stability analysis of grid-connected voltage-source converters using SISO modeling," *IEEE Trans. Power Electron.*, vol. 34, no. 8, pp. 8104-8117, Aug. 2019.
- [128] H. Zhang, X. Wang, L. Harnefors and et al., "SISO transfer functions for stability analysis of grid-connected voltage-source converters," *IEEE Trans. Ind. Appl.*, vol. 55, no. 3, pp. 2931-2941, May-June 2019.
- [129] Y. Huang and D. Wang, "Effect of control-loops interactions on power stability limits of VSC integrated to AC system," *IEEE Trans. Power Del.*, vol. 33, no. 1, pp. 301-310, Feb. 2018.
- [130] D. Wang, L. Liang, L. Shi and et al., "Analysis of modal resonance between PLL and DC-link voltage control in weak-grid tied VSCs," *IEEE Trans. Power Syst.*, vol. 34, no. 2, pp. 1127-1138, March 2019.
- [131] Y. Huang, X. Yuan, J. Hu and et al., "Modeling of VSC connected to weak grid for stability analysis of DC-link voltage control," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 3, no. 4, pp. 1193-1204, Dec. 2015.
- [132] H. Yuan, X. Yuan and J. Hu, "Modeling of grid-connected VSCs for power system small-signal stability analysis in DC-link voltage control timescale," *IEEE Trans. Power Syst.*, vol. 32, no. 5, pp. 3981-3991, Sept. 2017.
- [133] S. C. Choi, J. Y. Jeon, T. Yeo and et al., "State-of-charge balancing control of a battery power module for a modularized battery for electric vehicle," *Journal of Electrical Engineering & Technology*, 11.3, pp. 629-638, 2016.
- [134] S. Chowdhury, M. N. B. Shaheed and Y. Sozer, "State of charge balancing control for modular battery system with output DC bus regulation," *IEEE Trans. Transp. Electrification*.
- [135] D. F. Frost and D. A. Howey, "Completely decentralized active balancing battery management system," *IEEE Trans. Power Electron.*, vol. 33, no. 1, pp. 729-738, Jan. 2018.
- [136] W. Huang and J. A. Abu Qahouq, "Energy sharing control scheme for state-of-charge balancing of distributed battery energy storage system," *IEEE Trans. Ind. Electron.*, vol. 62, no. 5, pp. 2764-2776, May 2015.
- [137] Y. Cao and J. AbuQahouq, "Hierarchical SOC balancing controller for battery energy storage system," *IEEE Trans. Ind. Electron.*, doi: 10.1109/TIE.2020.3021608.
- [138] K. Bi, L. Sun, Q. An and et al., "Active SOC balancing control strategy for modular multilevel super capacitor energy storage system," *IEEE Trans. Power Electron.*, vol. 34, no. 5, pp. 4981-4992, May 2019.
- [139] K. Bi, W. Yang, D. Xu and et al., "Dynamic SOC balance strategy for modular energy storage system based on adaptive droop control," *IEEE Access*, vol. 8, pp. 41418-41431, 2020.
- [140] K. D. Hoang and H. Lee, "Accurate power sharing with balanced battery state of charge in distributed DC microgrid," *IEEE Trans. Ind. Electron.*, vol. 66, no. 3, pp. 1883-1893, Mar. 2019.

- [141] T. R. Oliveira, W. W. A. Gonçalves Silva and P. F. Donoso-Garcia, "Distributed secondary level control for energy storage management in DC microgrids," *IEEE Trans. Smart Grid*, vol. 8, no. 6, pp. 2597-2607, Nov. 2017.
- [142] N. Zhi, K. Ding, L. Du and et al., "An SOC-based virtual DC machine control for distributed storage systems in DC microgrids," *IEEE Trans. Energy Convers.*, vol. 35, no. 3, pp. 1411-1420, Sept. 2020.
- [143] X. Lu, K. Sun, J. M. Guerrero and et al., "State-of-charge balance using adaptive droop control for distributed energy storage systems in DC microgrid applications," *IEEE Trans. Ind. Electron.*, vol. 61, no. 6, pp. 2804-2815, Jun. 2014.
- [144] X. Lu, K. Sun, J. M. Guerrero and et al., "Double-quadrant state-of-charge-based droop control method for distributed energy storage systems in autonomous DC microgrids," *IEEE Trans. Smart Grid*, vol. 6, no. 1, pp. 147-157, Jan. 2015.
- [145] Q. Zhang, Y. Zeng, Y. Liu and et al., "An improved distributed cooperative control strategy for multiple energy storages parallel in islanded DC microgrid," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 1, pp. 455-468, Feb. 2022.
- [146] C. Li, E. A. A. Coelho, T. Dragicevic and et al., "Multiagent-based distributed state of charge balancing control for distributed energy storage units in AC microgrids," *IEEE Trans. Ind. Appl.*, vol. 53, no. 3, pp. 2369-2381, May-June 2017.
- [147] A. Khodamoradi, H. Abdollahi, E. Santi and et al., "A Loop Gain-Based Technique for Online Bus Impedance Estimation and Damping in DC Microgrids," *IEEE Trans. Power Electron.*, vol. 36, no. 8, pp. 9648-9658, Aug. 2021.
- [148] C. Zhang, L. Y. Wang, X. Li, W. Chen and et al., "Robust and adaptive estimation of state of charge for lithium-ion batteries," *IEEE Trans. Ind. Electron.*, vol. 62, no. 8, pp. 4948-4957, Aug. 2015.
- [149] L. Camurca, T. Pereira, F. Hoffmann and et al., "Analysis, limitations and opportunities of modular multilevel converter-based architectures in fast charging stations infrastructures," *IEEE Trans. Power Electron.*, vol. 37, no. 9, pp. 10747-10760, Sept. 2022.
- [150] F. Cecati, R. Zhu, M. Liserre and et al., "Nonlinear modular state-space modeling of power-electronics-based power systems," *IEEE Trans. Power Electron.*, vol. 37, no. 5, pp. 6102-6115, May 2022.
- [151] H. V. M., C. Kumar and M. Liserre, "An MVDC-based meshed hybrid microgrid enabled using smart transformers," *IEEE Trans. Ind. Electron.*, vol. 69, no. 4, pp. 3722-3731, April 2022.

Author Curriculum Vitae

Basic information

Gang Lin, born on January 1994 in Shandong, China, had been working as a research associate at the Institute for Energy Sytems, Energy Efficiency and Energy Economics (ie³), at the TU Dortmund University.

His current research interests include stability analysis of DC microgrid, virtual inertia control, and integrated energy system.

Education experience

2019.10 – 2022.10 TU Dortmund University, Dortmund, Germany

Ph.D

Doctor of Electrical Engineering

2016.09 – 2019.06 Hunan University, Changsha, China

Master

Master of Electrical Engineering

2012.09 - 2016.06

GuiZhou University, Guiyang, China

Bachelor

Bachelor of Electrical engineering and automation

Publications

2022:

- [M1] **Gang Lin**, J. Liu, P. Wang, C. Rehtanz, Y. Li and S. Wang, "Low-Frequency Oscillation Analysis of Virtual-Inertia-Controlled DC Microgrids Based on Multi-timescale Impedance Model," *IEEE Trans. Sustainable Energy*, doi: 10.1109/TSTE.2022.3157473.
- [M2] Jiayan Liu*, **Gang Lin***, Sunhua Huang, Christian Rehtanz and Yong Li, "Collaborative EV Routing and Charging Scheduling with Power Distribution and Traffic Networks Interaction," *IEEE Trans. Power Syst.*, DOI:10.1109/TPWRS.2022.3142256.
- [M3] **Gang Lin***, J. Liu, C. Rehtanz, C. Li, Y. Li* and P. Wang, "Inertia Droop Control and Stability Mechanism Analysis of Energy Storage Systems for DC-busbar Electric Vehicle Charging Station," *IEEE Trans. Transp. Electrification*, doi: 10.1109/TTE.2022.3192921.
- [M4] **Gang Lin***, J. Liu*, Y. Zhou, Y. Li, C. Rehtanz, S. Wang and P. Wang, "An Inertia-Emulation based Cooperative Control Strategy and Parameters Design for Multi-parallel Energy Storage System in Islanded DC Microgrids," *IET Gener. Transm. Distrib.* 1–16 (2022). https://doi.org/10.1049/gtd2.12605.
- [M5] Liu, Jiayan* and Lin, Gang* and Rehtanz, Christian and Huang, Sunhua and Zhou, Yang

and Li, Yong, Data-Driven Intelligent EV Charging Operating with Limited Chargers Considering the Charging Demand Forecasting. *International Journal of Electrical Power & Energy Systems*, 2022. http://dx.doi.org/10.2139/ssrn.3986793.

2021:

- [M6] **Gang Lin**, Junjie Ma, Yong Li, Christian Rehtanz, Jiayan Liu, Ziya Wang, Pengcheng Wang and Fengjian She, "A virtual inertia and damping control to suppress voltage oscillation in islanded DC microgrid," *IEEE Transactions on Energy Conversion*, vol. 36, no. 3, pp. 1711-1721, Sept. 2021.
- [M7] Lin G., Liu J., Rehtanz C, Li Y, Zuo W, Wang P. "Analysis of instability causes in the bi-dc converter and enhancing its performance by improving the damping in the IDA-PBC control," *IET Generation, Transmission & Distribution*, 2021; 15: 2411–2421. https://doi.org/10.1049/gtd2.12169.
- [M8] **G. Lin**, W. Zuo, Y. Li, J. Liu, S. Wang and P. Wang, "Comparative analysis on the stability mechanism of droop control and VID control in DC microgrid," *Chinese Journal of Electrical Engineering*, vol. 7, no. 1, pp. 37-46, March 2021.
- [M9] Jiayan Liu, **Gang Lin**, Sunhua Huang, Yang Zhou, Yong Li and Christian Rehtanz, "Optimal EV Charging Scheduling by Considering the Limited Number of Chargers," *IEEE Transactions on Transportation Electrification*, vol. 7, no. 3, pp. 1112-1122 Sept. 2021.
- [M10] Jiayan Liu, Jan Peper, **Gang Lin**, Yang Zhou, Shrutarv Awasthia, Yong Li and Christian Rehtanz, "A Planning Strategy Considering Multiple Factors for Electric Vehicle Charging Stations along German Motorways," *International Journal of Electrical Power & Energy Systems*, vol. 124, pp. 106379, Jan. 2021.

2020:

- [M11] Jiayan Liu, Yang Zhou, Yong Li, **Gang Lin**, Wenjing Zu, Yijia Cao, Xuebo Qiao, Chongbo Sun, Yi Cao and Christian Rehtanz, "Modelling and analysis of radial distribution network with high penetration of renewable energy considering the time series characteristics," *IET Generation, Transmission & Distribution*, vol. 14, no.14, pp. 2800-2809 Jul. 2020.
- [M12] **Gang Lin**, Christian Rehtanz, Jiayan Liu and Yang Zhou, "Analysis of Impedance Characteristic and Wideband Oscillation Mechanism of Charging Station DC-MG with Virtual Inertia," IECON 2020, *The 46th Annual Conference of the IEEE Industrial Electronics Society*, Singapore, Oct. 2020.