



Aalborg Universitet

AALBORG UNIVERSITY
DENMARK

Control Architecture for Parallel-Connected Inverters in Uninterruptible Power Systems

Zhang, Chi; Guerrero, Josep M.; Quintero, Juan Carlos Vasquez; Coelho, Ernane A. A.

Published in:

I E E E Transactions on Power Electronics

DOI (link to publication from Publisher):

[10.1109/TPEL.2015.2481480](https://doi.org/10.1109/TPEL.2015.2481480)

Publication date:

2016

Document Version

Early version, also known as pre-print

[Link to publication from Aalborg University](#)

Citation for published version (APA):

Zhang, C., Guerrero, J. M., Quintero, J. C. V., & Coelho, E. A. A. (2016). Control Architecture for Parallel-Connected Inverters in Uninterruptible Power Systems. I E E E Transactions on Power Electronics, 31(7), 5176 - 5188. DOI: 10.1109/TPEL.2015.2481480

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- ? Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- ? You may not further distribute the material or use it for any profit-making activity or commercial gain
- ? You may freely distribute the URL identifying the publication in the public portal ?

Take down policy

If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.

Control Architecture for Parallel Inverter in Uninterruptible Power Systems

Chi Zhang, *Student Member, IEEE*, Josep M. Guerrero, *Fellow, IEEE*, Juan C. Vasquez, *Senior Member, IEEE*, Ernane A.A. Coelho, *Member, IEEE*.

Abstract— In this paper, a control strategy for the parallel operation of three-phase inverters forming an online uninterruptible power system (UPS) is presented. The UPS system consists of a cluster of paralleled inverters with LC filters directly connected to an AC critical bus and an AC/DC forming a DC bus. The proposed control scheme comprises two layers: (i) a local layer that contains a “reactive power-to-phase droop” in order to synchronize the phase angle of each inverter and a virtual resistance loop that guarantees equal power sharing among inverters; and (ii) a central controller that guarantees synchronization with an external real/fictitious utility, and critical bus voltage amplitude restoration. Improved transient and steady-state frequency, active, reactive and harmonic power sharing, and global phase-locked loop resynchronization capability are achieved. Detailed system topology and control architecture are presented in this paper. Further, a mathematical model was derived in order to analyze critical parameters effects on system stability. The proposed control approach has been validated by means of experimental results obtained for several case-study scenarios.

Index Terms— UPS system; parallel inverters; voltage restoration; droop control; virtual impedance

I. INTRODUCTION

WITH the active technological development of modern communication systems, advanced medical equipment, advanced living facilities and emergency systems that requires high quality energy are more and more widespread used in everyday life, which require more reliable, efficient and uninterrupted electricity supply [1]. A large number of such kinds of loads bring an imposing challenge to the existing electricity supply system. Increasing concerns about the reliability and power quality of the utility lead to a growing demand for emergency electricity supply system [2]. Consequently, uninterruptible power systems (UPS) are receiving more and more attention from both engineers and researchers.

C. Zhang, J. M. Guerrero, J. C. Vasquez are with Department of Energy Technology, Aalborg University, 9220 Aalborg, Denmark. (e-mail: zhe@et.aau.dk; joz@et.aau.dk; juq@et.aau.dk)

Ernane A.A. Coelho is with the Universidade Federal de Uberlandia, Uberlandia 38400-902, Brazil. (e-mail: ernane@ufu.br)




Fig. 1. Proposed Online UPS Structure.

According to the International Electrotechnical Commission Standard IEC62040-3, a UPS system can be divided into three categories, namely offline UPS [3], [4], line interactive UPS [5]-[8] and online UPS [9], [10] according to the energy flow direction under normal utility condition. Due to its outstanding capability of suppressing the utility distortion and interferences, online UPS systems are rapidly proliferating for both high power and voltage application scenarios [11]-[20].

Normally, an online UPS system is composed of an AC/DC (controlled rectifier), an inverter (DC/AC), a battery pack, a static bypass switch and isolating transformers as shown in Fig. 1. The AC/DC power stage takes the responsibility of regulating DC bus and acts as battery-pack charger at the same time under normal condition (*normal operation*). Otherwise, the online UPS system switches to backup mode and battery pack will regulate DC bus voltage instead of AC/DC (*backup operation*). On the other hand, the static bypass switch connects the load to the AC input directly in case of power conditioner failure or overload [9] (*emergency mode*).

In order to achieve high reliability and flexibility, a cluster of parallel DC/AC modules are employed to work together as the inverter stage in the online UPS system. As a result, a number of control schemes for the parallel operation of inverters are proposed in [21]-[35]. Until now, multiple control solutions can be found in the literatures, namely centralized control [21]-[23], master-slave control [24]-[27], averaged load sharing [28]-[31], wired distributed control [32], [33], and circular chain control [34], [35]. Nevertheless, by using the aforementioned techniques, critical intercommunication systems are necessary, thus decreasing the parallel operation




Fig. 3. DC/AC module inner loop control diagram in $\alpha\beta$ frame.




Fig. 4. Simplified parallel DC/ACs system diagram.

frequency, k_{hrv} the h^{th} harmonic voltage compensation term, h the harmonic order, k_{pc} the current proportional term, k_{rc} the fundamental frequency current resonant term, and k_{hrc} the h^{th} harmonic current compensation term. Hereby, only 5th and 7th harmonics have been taken into consideration.

B. Current-Sharing Loops for DC/AC Modules

The simplified equivalent circuit of the parallel DC/AC modules is presented in Fig. 4. As a result, if the output impedance of the inverters is enforced to be resistive (R_{vir}) the active power and reactive power that are injected to the AC critical bus can be expressed as follows [38]

$$P_{nk} = \frac{V_{nk} V_{bus_k}}{R_{vir}} \cos(\delta_{nk} - \delta_{bus_k}) - \frac{V_{bus_k}^2}{R_{vir}} \quad (3)$$

$$Q_{nk} = -\frac{V_{nk} V_{bus_k}}{R_{vir}} \sin(\delta_{nk} - \delta_{bus_k}) \quad (4)$$

being P_{nk} and Q_{nk} the active and reactive power injected by the module n at k -phase, V_{nk} the voltage amplitude of the module n at k -phase, δ_{nk} the angle of the module n at k -phase, V_{bus_k} the voltage amplitude, and δ_{bus_k} the phase angle of the critical bus at k -phase.

By considering that the well-known small power angle ($\delta_{nk} - \delta_{bus_k}$) consideration, the approximations ($\cos(\delta_{nk} - \delta_{bus_k}) = 1$, $\sin(\delta_{nk} - \delta_{bus_k}) = \delta_{nk} - \delta_{bus_k}$) are often used to decouple respectively active and reactive power as follows:

$$P_{nk} \approx \frac{V_{bus_k}}{R_{vir}} (V_{nk} - V_{bus_k}) \quad (5)$$

$$Q_{nk} \approx -\frac{V_{nk} V_{bus_k}}{R_{vir}} (\delta_{nk} - \delta_{bus_k}) \quad (6)$$

Consequently, the active power of each module can be regulated by output voltage amplitude, while reactive power can be controlled by regulating the phase angle. In this sense, a virtual impedance loop is proposed to share the active power




Fig. 5. Virtual impedance and "reactive power to phase droop" control diagram.

and a Q - ϕ droop is proposed to share reactive power. These loops are embedded into the control scheme to achieve parallel operation and power sharing, as shown in Fig. 5:

$$V_{nk} = V_{nkref} \sin(\omega t + \delta_g + \delta_n) - R_{vir} i_{nLabc} \quad (7)$$

$$\delta_n = \delta_{nkref} + k_{ph} Q_{nk} \quad (8)$$

where n is the number of DC/AC module (1, 2, 3...N), k is the phase order (a, b, c), V_{nkref} the nominal voltage reference, R_{vir} the virtual resistor, δ_g is the utility phase angle, δ_{nkref} the nominal phase reference, k_{ph} the phase regulating coefficients, and Q_{nk} the reactive power of each phase of each DC/AC module. Note that δ_{nkref} is equal to δ_g in Fig. 2.

Simulations were carried out by using the power electronics simulation software PLECS in order to illustrate the detailed process originated by the virtual impedance loop (7) and the Q - ϕ droop controller (8). Two DC/AC modules are given a phase error.

In order to analyze the active power sharing performance, virtual impedance loop is enabled while Q - ϕ droop control is disabled, i.e. k_{ph} is 0. At t_1 module #2 is ordered to connect with module #1. Although virtual impedance (7) is trying to regulate the voltage amplitude to the same value, the active power is not shared precisely due to the phase difference between two modules. Module #1 bears more load power than module #2, which means that voltage amplitude of module #2 is higher than module #1 based on (7). As a result, the reactive power of module #1 keeps being reduced until it reached a random steady state as shown in Fig. 6(a). Thus the Q - ϕ droop control is enabled and the result is shown in Fig. 6(c). When module #2 is ordered to connect with module #1 at t_3 , module #2 phase will be advanced while module #1 phase will be delayed based on (8), which will indirectly decrease voltage amplitude of module #2 and increase the voltage amplitude of module #1. Thus the active power of module #1 is reduced further and the active power of module #2 is increased further until it reaches the same value. At the same time, (8) regulates two modules phase angle to the same value. Thus with same phase angle and voltage amplitude, the active and reactive power is precisely balanced between the two modules as shown in Fig. 6(c).

As for the reactive power balancing, a similar procedure is used, i.e. the virtual impedance is disabled ($R_{vir} = 0$) and the result is shown in Fig. 6(b). It can be observed that the reactive power is not precisely shared with only Q - ϕ droop




Fig. 6. Active and reactive power sharing transient process: (a) using only virtual impedance ($k_{ph}=0$); (b) using only $Q-\phi$ droop loops ($R_{vir}=0$); (c) using both virtual impedance and $Q-\phi$ droop loops.

control. Since reactive power of module #2 is higher than module #1, which means that the phase angle of module #2 is advanced compared with module #1 according to (8), which will result in a higher active power and output current of module #2. Also, the voltage amplitude of module #2 is also higher than module #1 as shown in Fig. 6(b). By applying (7), the voltage amplitude of module #2 will be decreased further due to its higher output current. Consequently, both its reactive and active power is reduced at the same time. Finally,




Fig. 7. Voltage and phase deviations. (a) Voltage deviations due to unbalance load. (b) Phase deviations due to “reactive power-to-phase droop” or $Q-\phi$ droop.

the power is precisely shared between the two modules as shown in Fig. 6(c).

Here, parameters are chosen to be large in order to show the whole process clearly, so that there are some oscillations during the transient process. It can be concluded that (7) and (8) are required to work together in order to achieve a precise power sharing performance.

In order to avoid voltage unbalances when supplying single-phase loads, each phase voltage references are calculated and modified as follows (Note that each phase reactive power is calculated respectively):

$$v_a = V_{aref} \cdot \sin(\omega t + \delta_g + k_{ph} Q_a) - R_{vir} i_{La} \quad (9)$$

$$v_b = V_{bref} \cdot \sin(\omega t + \delta_g + k_{ph} Q_b) - R_{vir} i_{Lb} \quad (10)$$

$$v_c = V_{cref} \cdot \sin(\omega t + \delta_g + k_{ph} Q_c) - R_{vir} i_{Lc} \quad (11)$$

C. UPS System Central Control

According to the aforementioned analysis, due to virtual impedance action, each phase voltage of DC/AC module will have different deviations in case of unbalanced load condition. Thus, voltage amplitude must be restored as shown in Fig. 7(a). On the other hand, phase shift caused by the $Q-\phi$ droop control should be reduced by the central controller, as shown in Fig. 7(b). According to the aforementioned analysis, since the utility phase information is employed as the phase reference, there may exist a phase difference between the utility voltage and UPS output voltage, which is an undesired condition for an online UPS system. Hence a central controller that deals with voltage amplitude and phase restoration is implemented. Considering that each phase voltage may experience different load conditions, references are generated and modified respectively.

Each DC/AC sends its own RMS value of capacitor voltage to the central controller through the communication network. Central controller obtains the average of RMS values of each phase voltage respectively, shown in Fig. 8. For instance, average value of all DC/ACs phase a RMS voltage is derived,

$$V_{a_avr} = \frac{1}{n} \sum_{i=1}^n (V_{ia}) \quad (12)$$

where V_{ia} is the phase a RMS voltage value of DC/AC # i .

Similarly, average phase angle information is also calculated in the central controller,




Fig. 8. Overall control diagram for the online UPS system.

$$\delta_{a_avr} = \frac{1}{n} \sum_{i=1}^n (\delta_{ia}) \quad (13)$$

where δ_{ia} is the phase a angle of DC/AC # i . By employing the compensation block depicted in Fig. 8, the restoration signals for voltage amplitude and phase are derived as

$$v_{k_rec} = (V_{kref_r} - V_{k_avr}) \cdot G_{v_rec}(s) \quad (14)$$

$$\delta_{k_rec} = (\delta_{kref_r} - \delta_{k_avr}) \cdot G_{ph_rec}(s) \quad (15)$$

being v_{k_rec} , k , V_{kref_r} , V_{k_avr} , G_{v_rec} , δ_{k_rec} , δ_{kref_r} , δ_{k_avr} and G_{ph_rec} as restoration value of voltage amplitude, phase order (a , b , c), RMS voltage reference of phase k in central controller, average value of phase k RMS voltage value, voltage compensation block's transfer function, phase restoration value of phase k , phase reference in central controller (utility phase angle), average value of phase k angle and phase compensation block transfer function respectively.

In this scenario, the compensation blocks are implemented by using two typical PI s,

$$G_{v_rec}(s) = k_{pv_sec} + k_{iv_sec}/s \quad (16)$$

$$G_{ph_rec}(s) = k_{p\theta_sec} + k_{i\theta_sec}/s \quad (17)$$

being k_{pv_sec} as the voltage proportional term, k_{iv_sec} the voltage integral term, $k_{p\theta_sec}$ the phase proportional term and $k_{i\theta_sec}$ the phase integral term.

III. STABILITY ANALYSIS

In order to analyze system stability, a mathematical model is derived in this Section. Considering that the whole system control scheme consists of three main control blocks, namely inner voltage and current loops, current sharing loops (virtual impedance and $Q-\phi$ droop) and central control (voltage amplitude and phase restoration), the system design model is divided into three parts, which are illustrated in detail in the following subsections.




Fig. 9. Bode diagram of inner loop. (a) Bode diagram with variable k_{pv} . (b) Bode diagram with variable k_{pc} .

A. Modeling of Inner Voltage and Current Loop

According to Fig. 3, by combining (1) and (2), the transfer function from reference voltage to output capacitor voltage is derived as follows

$$G(s) = \frac{v_{cabc}}{v_{nkref}} = \frac{d}{as^2 + bs + c} \quad (18)$$

with $a = LZ_{Load}C$, $b = L + G_c(s)G_{PWM}Z_{Load}C$, $c = Z_{Load} + G_c(s)G_{PWM} + G_v(s)G_c(s)G_{PWM}Z_{Load}$, $d = Z_{Load}G_v(s)G_c(s)G_{PWM}$ where L , C , Z_{Load} , $G_v(s)$ and $G_c(s)$ are filter inductance, filter capacitance, load, inner voltage loop and inner current loop respectively; whereas the PWM delay is expressed as

$$G_{PWM}(s) = \frac{1}{1.5T_s s + 1} \quad (19)$$

where T_s is the PWM period.

By plotting the bode diagram of (18), the influence of control parameters on the fundamental frequency and 5th, 7th harmonic frequency is analyzed through plotting Bode diagram of the system is presented in Fig. 9. The bandwidth of the controller is designed to be 1/6 of the switch frequency (10kHz), which is around 1.5kHz. At the same time, a band-pass filter closed loop control behavior, with 0dB gain at specific frequencies (50Hz, 5th harmonic, 7th harmonic) must be guaranteed as shown in Fig. 9. With k_{pv} moving from 0.25 to 2, the bandwidth of the controller is increasing around 1.5kHz and 0dB gain is achieved at specific frequencies. Also a similar performance is observed while changing k_{pc} .




Fig. 10. Control loops for voltage restoration and phase restoration.

B. Virtual Impedance and Phase Droop Loops

According to the IEC 62040-3, voltage variation should be limited to 10%, maximum 48% for IT loads. If the virtual impedance value is constant, the output voltage amplitude will be decreased proportionally to the inductor current. So that the virtual impedance value is chosen as,

$$\left| \frac{i_L R_{vir}}{V_{max}} \right| \leq 0.1 \quad (20)$$

being i_L the inductor current under full load condition and V_{max} the nominal output voltage amplitude. As for the phase droop loop, it is analyzed together with the phase restoration loop since it is tightly related with output voltage phase angle.

C. Central Controller

According to the aforementioned analysis, since the central controller corresponds with UPS output voltage amplitude and phase, its mathematical model can be divided into two parts. In Fig. 10, voltage and phase restoration control (shown in Fig. 8) is simplified and presented with G_{delay} being the delay function caused by communication network. Because each DC/AC module capacitors are connected to the same AC critical bus, v_{avr} is equal to v_c (output voltage of each DC/AC), referring to (12). On the other hand, v_c is tightly controlled by inner loops from the view of communication frequency since dynamics of the local inner loop is much faster than communication. As a result, v_c is treated as the modified voltage reference v . So the model for voltage restoration is able to be simplified as shown in Fig. 10 (Amplitude Restoration). For given G_{delay} similar pattern as G_{PWM} except for a bigger T_c , the model can be derived,

$$v = \frac{G_{v_rec} G_{delay} v_{ref_r} + v_{ref} - R_{vir} i_L}{1 + G_{v_rec} G_{delay}} \quad (21)$$

Considering the dynamic performance of the system, the closed loop function is expressed as follows,

$$G_v(s) = -\frac{1.5 R_{vir} T_c s^2 + s}{1.5 T_c s^2 + (1 + k_{pv_sec})s + k_{iv_sec}} \quad (22)$$

Fig. 11 shows the step response in simulation under different k_{pv_sec} with load step test. For a fixed k_{iv_sec} , different k_{pv_sec} brings different dynamic process. Fig. 12 shows the




Fig. 11. Step responses of voltage restoration control with different k_{pv_sec} .

pole-zero map of voltage restoration control block. As k_{pv_sec} increasing from 0 to 2, one dominating pole moves towards the origin point, and the second one tends to move towards the stable region slowly, as shown in Fig. 12(a). Also, it can be observed that k_{iv_sec} has small effect on the dominating poles movements. Both two dominating poles almost stay in the same position with variable k_{iv_sec} . Thus mainly k_{pv_sec} determines system dominating poles position, which has crucial impact on the system performance.

Similarly, a simplified control diagram for phase restoration is derived as shown in Fig. 10 (see phase restoration block), from which a mathematical model can be derived

$$\delta = \frac{G_{ph_rec} G_{delay} \delta_{ref_r} + \delta_{ref} + G_{LPF} k_{ph} Q}{1 + G_{ph_rec} G_{delay}} \quad (23)$$

Consequently, the dynamical model can be expressed as follows,

$$\delta = G_{LPF} k_{ph} Q / (1 + G_{ph_rec} G_{delay}) \quad (24)$$

$$G_{LPF} = \omega_c / (s + \omega_c) \quad (25)$$

$$\frac{\delta}{Q} = (as^2 + bs) / (cs^3 + ds^2 + es + f) \quad (26)$$

$$G_{delay}(s) = 1 / (1.5 T_c s + 1) \quad (27)$$

with the following parameters:

$$a = 1.5 T_c \omega_c k_{ph}, \quad b = \omega_c k_{ph}, \quad c = 1.5 T_c, \quad (28)$$

$$d = 1.5 T_c \omega_c + k_{p\theta_sec} + 1, \quad e = \omega_c + k_{i\theta_sec} + k_{p\theta_sec} \omega_c, \quad (29)$$

$f = k_{i\theta_sec} \omega_c$, where ω_c is the cut-off frequency of power calculation low-pass filter and T_c is the communication delay time. The phase regulation coefficient k_{ph} is on the numerator, which indicates that it has no effect on the system dominating poles distribution. The *pole-zero* map in Z domain under different control parameters for phase restoration is presented in Fig. 13. It can be observed that a similar *pole-zero* map performance is obtained, which meaning that the proportional term of phase restoration dominates the system stability.




Fig. 12. pole-zero map of voltage amplitude restoration. (a) pz map with variable k_{pv_sec} . (b) pz map with variable k_{iv_sec} .




Fig. 14. Communication delay impact on voltage amplitude and phase restoration control. (a) Phase restoration. (b) Amplitude restoration.




Fig. 13. pole-zero map for phase restoration. (a) PZ map with variable $k_{p\theta_sec}$. (b) PZ map with variable $k_{i\theta_sec}$.




Fig. 15. Experimental setup.

Furthermore, communication delay T_c is also taken into consideration. If T_c is increased to 0.5s, one dominating pole of phase restoration is moving towards the boundary of stable area. On the other hand, one zero tends to move out of the unit circle, indicating a slow dynamic performance, as shown in Fig. 14(a). Fig. 14(b) presents the pole-zero map for voltage amplitude restoration. The same phenomenon is obtained. Normally, CAN bus have a time delay of hundreds of microseconds according to [43]. So from Fig. 14, it can be concluded that the dominating poles for both voltage amplitude and phase restoration are always kept inside the stable region.

IV. EXPERIMENTAL RESULTS

In order to validate the feasibility of the proposed control, a modular online UPS system, shown in Fig. 1, was built in the laboratory. Fig. 15 shows the experimental setup, which

TABLE I. PARAMETERS FOR EXPERIMENTAL SETUP

Symbol	Parameter	Values
Converters		
f_{sw}	Switch frequency	10kHz
L_g	Grid side inductor of AC/DC filter	1.8mH
C_f	Capacitor of AC/DC filter	27μF
L_c	Converter side inductor of AC/DC filter	1.8mH
L	Filter inductance of three AC/DCs	1.8mH
C	Filter capacitance of three AC/DCs	27μF
AC/DC		
V_{dc}	AC/DC reference voltage	650V
P_v	Proportional voltage term	0.1
I_v	Integral voltage term	1
P_c	Proportional current term	19
I_c	Integral current term	677
DC/AC module		
k_{pv}	Proportional voltage term	0.55
k_{rv}	Resonant voltage term	70
k_{srv}, k_{7rv}	5 th , 7 th resonant voltage term	100,100
k_{pc}	Proportional current term	1.2
k_{rc}	Resonant current term	150
k_{src}, k_{7rc}	5 th , 7 th resonant current term	30,30
$V_{ref,r}$	Reference voltage	230V (RMS)
Central Control		
k_{pv_sec}	Proportional voltage term	1
k_{iv_sec}	Integral voltage term	20.5
k_{pd_sec}	Proportional phase term	0.2
k_{id_sec}	Integral phase term	9
k_{ph}	Phase control coefficients	0.0001rad/VAr
R_{vir}	Virtual resistor	20Ω

TABLE II. TRANSIENT DURATION TIME UNDER LINEAR AND NONLINEAR LOAD

	Voltage overshoot or sag (%)	Duration time (ms)
Linear Load	14% (overshoot or sag)	20-40
	12% (overshoot or sag)	40-60
	11% (overshoot or sag)	60-100
	10% (overshoot or sag)	100-1000
Nonlinear Load	12% (overshoot) / 27% (sag)	40-60
	11% (overshoot) / 27% (sag)	60-100
	10% (overshoot) / 20% (sag)	100-1000
	10% (overshoot) / 20% (sag)	100-1000

consists of four *Danfoss* converters, one of which works as an AC/DC module to regulate the DC bus. The other three operate as DC/AC modules. The control algorithm was implemented into a dSPACE 1006 platform for real-time control of the experimental setup. A list of critical parameters that have significant effect on the system performance is presented in Table I. Experiments including both steady and transient operation were carried out to validate the proposed control strategy. And the transient duration time is tested according to the IEC 62040-3, which is shown in Table II.

A. Parallel DC/AC Transient Response

Power sharing performance among different modules is evaluated as shown in Fig. 16. In Fig. 16 (a) and (b), active and reactive power sharing performance among three modules is presented. Module #3 is started at around $t_3 = 4.5s$ while module #1 and #2 are already working in parallel. The active power and reactive power are equally shared during the whole transient process. In Fig. 16(c), it can be observed that it requires 20ms to recover the voltage when module #3 starts to work.

A load step was carried out at $t=1s$. As it can be seen, good power sharing performance among the modules is shown in Fig. 17. Due to the low pass filter for power calculation block, power dynamic process was slower. Moreover, both proper




Fig. 16. DC/AC modules parallel performance. (a) Active power sharing between three modules. (b) Reactive power sharing between three modules. (c) Output voltage details.




Fig. 17. Active and reactive power of 3 DC/AC modules. (a) Three DC/AC active power. (b) Three DC/AC reactive power.




Fig. 18. Active and reactive power per phase. (a) Phase a active and reactive power of three DC/ACs. (b) Phase b active and reactive power of three DC/ACs. (c) Phase c active and reactive power of three DC/ACs.

active and reactive power sharing performance was also guaranteed in phase (a , b and c) of DC/ACs, as shown in Fig. 18. Furthermore, the control performance of the voltage restoration block is also shown in Fig. 19. Fig. 19(a) to (c) show the RMS value of each phase output voltage. A voltage sag of around 8.6%, compared to the nominal output value, has been produced. In Fig. 19(d), AC critical bus voltage was also controlled tightly during voltage sags smaller than 10%.

B. Phase Regulation Control Test

In this scenario, phase errors between the utility voltage and UPS output starting from about 51.5° , as illustrated in Fig. 7(b), was reduced to zero once starting the phase restoration control at $t=0.5s$, as shown in Fig. 20(a). However, it has some influence over the voltage amplitude in Fig. 20(b). A voltage overshoot of around 4V RMS occurred, which 1.74% of the nominal output voltage value. This meets the transient voltage requirement for UPS system that mentioned in the standard IEC 62040-3. Due to the voltage amplitude restoration control action, the amplitude was restored back to the nominal value few cycles later.

C. Grid Synchronization Process Tests

Considering the UPS as a whole system, both steady and dynamic performance of the system should be tested at AC critical bus of the UPS system in order to validate UPS system steady and dynamic performance. Synchronization process for




Fig. 19. RMS voltage (Three DC/ACs and AC critical bus). (a) Phase a voltage RMS. (b) Phase b voltage RMS. (c) Phase c voltage RMS. (d) AC critical bus voltage RMS.




Fig. 20. Phase restoration. (a) Phase errors. (b) RMS Voltage.




Fig. 21. Synchronization process between $v_{ab_utility}$ and v_{ab_UPS} under linear load condition. (a) Overall process. (b) Details at t_a . (c) Details at t_b . (d) Details at t_c .




Fig. 22. Synchronization process between $v_{ab_utility}$ and v_{ab_UPS} under nonlinear load condition. (a) Overall process. (b) Details at t_d . (c) Details at t_e . (d) Details at t_f .

the whole UPS system was tested under both linear and nonlinear load condition. The initial phase error was set to π . Fig. 21 illustrates the synchronizing process with linear load in one phase while Fig. 22 presents results when the nonlinear load is connected. It can be concluded that good synchronization performance had been obtained.

D. Linear Load Sharing Tests

Fig. 23-25 show both balanced and unbalanced load switch performance of the online UPS system. An R type load was connected between phases a and b , while phase c is disconnected. Fig. 23 shows both steady state and dynamic voltage and current in case of highly unbalanced load. It can be observed that 5 utility periods (100ms) are required to recover the unbalanced voltages with small voltage oscillation when it was suddenly connected.

Similarly, around 5 utility periods, which is 100ms, are required to restore voltage when the unbalanced load was disconnected. And this meets the requirement for linear load changing test shown in TABLE II. Additionally, an LR type load was connected between phases a and b , while phase c is disconnected. Fig. 24 presents both active power and reactive power performance. At t_g , the LR type load was connected and exited this state at t_h . It can be seen that active power are equally shared as shown in Fig. 24(a). At the same time,




Fig. 23. Voltage and current under unbalanced linear load condition (voltage: 250V/Div, Current: 10A/Div). (a) Output voltage and phase a current. (b) Output voltage and phase b current. (c) Output voltage and phase c current.




Fig. 24. Active power and reactive power sharing performance under unbalanced nonlinear load condition. (a) Active power. (b) Reactive power of phase a . (c) Reactive power of phase b . (d) Reactive power of phase c .

although each phase faces different reactive power, it is still equally shared among each phase among the three modules (Fig. 24(b)-(d)). And the UPS system output voltage performance is presented in Fig. 25(a) and (b). It can be observed that 1 utility period (20ms) are required to recover the voltage. Fig. 25 (c) and (d) depicts the voltage performance under another kind of unbalanced load condition – phase a and b are connected with LR type load while phase c are connected with R type load. It can be observed that voltage is recovered to nominal value very fast. Also balanced load test results are shown in Fig. 26. It takes around 40ms for the




Fig. 25. Voltage and current under unbalanced load condition (Voltage: 250V/Div, Current: 10A/Div). (a) Output voltage and phase a current when load is turned on. (b) Output voltage and phase a current when load is turned off. (c) Output voltage and phase a current when load is turned on. (d) Output voltage and phase a current when load is turned off.




Fig. 26. UPS line to line voltage (phase a to b) and phase a current (Voltage: 250V/Div, Current: 5A/Div). (a) Balanced load connected. (b) Balanced load disconnected.




Fig. 27. UPS output voltage and current under nonlinear load condition (Voltage: 250V/Div, Current: 5A/Div). (a) Output voltage and phase a 's current. (b) Phase a voltage of UPS and the utility.

UPS to recover output voltage to nominal value when the load is suddenly switched on. Once the load is disconnected again, a similar dynamic performance is guaranteed. The recovery process takes around 30ms. This also meets requirement shown in Table II.

E. Nonlinear Load Sharing Tests

A diode rectifier circuit was connected to the AC critical bus. UPS line-to-line voltage and phase current were presented. From Fig. 27(a), it can be seen that a small voltage distortion had occurred when the UPS system was connected to the nonlinear load. Fig. 27(b) shows the system performance while UPS keeps synchronizing with the utility. It is noteworthy that the power quality of the UPS output voltage is still maintained while remaining synchronized with the utility when nonlinear load is suddenly connected and disconnected.

V. CONCLUSION

In this paper, a control strategy intended for an online UPS system was developed under a modular online UPS structure. Active and reactive power is equally shared among different DC/AC modules in linear, nonlinear, balanced and unbalanced load condition under both steady and dynamic process, which is validated through the experimental results. An improved system frequency and phase performance during the transient process is obtained due to the synchronization capability of the central control. Moreover, the total UPS system output voltage is tightly controlled and fast recovered to the nominal voltage value and it meets the UPS application standard IEC62040-3. Critical parameters impacts on the system performance are analyzed hierarchically in this paper, which is a guidance to design the system parameters. With the built modular online UPS system, experimental results are obtained to support the proposed control algorithm.

ACKNOWLEDGMENT

The authors gratefully acknowledge the CAPES Foundation, Ministry of Education of Brazil, for the financial support, grant number BEX9233/13-0.

REFERENCES

- [1] R. Strzelecki and G. Benysek, Power Electronics in Smart Electrical Energy Networks. London, U.K., Spring, 2008.
- [2] D. Wang, F. Peng, "Smart Gateway Grid: A DG-Based Residential Electric Power Supply System," *Smart Grid, IEEE Transactions on*, vol.3, no.4, pp.2232, 2239, Dec. 2012.
- [3] S. Karve, "Three of a kind [UPS topologies, IEC standard]," *IEE Review*, vol.46, no.2, pp.27, 31, Mar 2000.
- [4] S. Martinez, M. Castro, R. Antoranz, F. Aldana, "Off-line uninterruptible power supply with zero transfer time using integrated magnetics," *Industrial Electronics, IEEE Transactions on*, vol.36, no.3, pp.441,445, Aug 1989.
- [5] H. Kim, T. Yu, S. Choi, "Indirect Current Control Algorithm for Utility Interactive Inverters in Distributed Generation Systems," *Power Electronics, IEEE Transactions on*, vol.23, no.3, pp.1342, 1347, May 2008.
- [6] M. Azpeitia, A. Fernandez, D. Lamar, M. Rodriguez, M. Hernando, "Simplified Voltage-Sag Filler for Line-Interactive Uninterruptible Power Supplies," *Industrial Electronics, IEEE Transactions on*, vol.55, no.8, pp.3005,3011, Aug. 2008.
- [7] H. Jou, J. Wu, C. Tsai, K. Wu, M. Huang, "Novel line-interactive uninterruptible power supply," *Electric Power Applications, IEE Proceedings -*, vol.151, no.3, pp.359,364, 8 May 2004.
- [8] M. Abusara, J.M. Guerrero, S.M. Sharkh, "Line-Interactive UPS for Microgrids," *Industrial Electronics, IEEE Transactions on*, vol.61, no.3, pp.1292, 1300, March 2014.
- [9] C.C. Yeh, M.D. Manjrekar, "A Reconfigurable Uninterruptible Power Supply System for Multiple Power Quality Applications," *Power Electronics, IEEE Transactions on*, vol.22, no.4, pp.1361, 1372, July 2007.
- [10] T.J. Liang, J.L. Shyu, "Improved DSP-controlled online UPS system with high real output power," *Electric Power Applications, IEE Proceedings -*, vol.151, no.1, pp.121,127, 9 Jan. 2004.
- [11] Z.J. Zhou, X. Zhang, P. Xu, W.X. Shen, "Single-Phase Uninterruptible Power Supply Based on Z-Source Inverter," *Industrial Electronics, IEEE Transactions on*, vol.55, no.8, pp.2997,3004, Aug. 2008.
- [12] G. Sousa, C. Cruz, C. Branco, L. Bezerra, R.P. Torrico-Bascopé, "A low cost flyback-based high power factor battery charger for UPS applications," *Power Electronics Conference, 2009. COBEP '09. Brazilian*, vol., no., pp.783,790, Sept. 27 2009-Oct. 1 2009.
- [13] J.K. Park, J.M. Kwon, E.H. Kim, B.H. Kwon, "High-Performance Transformerless Online UPS," *Industrial Electronics, IEEE Transactions on*, vol.55, no.8, pp.2943,2953, Aug. 2008.
- [14] L.R. Chen, N.Y. Chu, C.S. Wang, R.H. Liang, "Design of a Reflex-Based Bidirectional Converter With the Energy Recovery Function," *Industrial Electronics, IEEE Transactions on*, vol.55, no.8, pp.3022,3029, Aug. 2008.
- [15] E.K. Sato, M. Kinoshita, Y. Yamamoto, T. Amboh, "Redundant High-Density High-Efficiency Double-Conversion Uninterruptible Power System," *Industry Applications, IEEE Transactions on*, vol.46, no.4, pp.1525,1533, July-Aug. 2010.
- [16] A. Nasiri, Z. Nie, S.B. Bekiarov, A. Emadi, "An On-Line UPS System With Power Factor Correction and Electric Isolation Using BIFRED Converter," *Industrial Electronics, IEEE Transactions on*, vol.55, no.2, pp.722,730, Feb. 2008.
- [17] R.P.T. Bascope, D.S. Oliveira, C.G.C. Branco, F.L.M. Antunes, "A UPS With 110-V/220-V Input Voltage and High-Frequency Transformer Isolation," *Industrial Electronics, IEEE Transactions on*, vol.55, no.8, pp.2984, 2996, Aug. 2008.
- [18] R.P.T. Bascope, C.G.C. Branco, C.M.T. Cruz, E.F. Oliveira, G.J.M. Sousa, "Proposal of a 5kVA single-phase on-line UPS with high frequency isolation and power factor correction," *Power Electronics Conference, 2009. COBEP '09. Brazilian*, vol., no., pp.886, 894, Sept. 27 2009-Oct. 1 2009.
- [19] B.Y. Chen, Y.S. Lai, "New Digital-Controlled Technique for Battery Charger With Constant Current and Voltage Control Without Current Feedback," *Industrial Electronics, IEEE Transactions on*, vol.59, no.3, pp.1545,1553, March 2012.
- [20] B. Zhao, Q. Song, W. Liu, Y. Xiao, "Next-Generation Multi-Functional Modular Intelligent UPS System for Smart Grid," *Industrial Electronics, IEEE Transactions on*, vol.60, no.9, pp.3602,3618, Sept. 2013.
- [21] AP. Martins, AS. Carvalho, AS. Araujo, "Design and implementation of a current controller for the parallel operation of standard UPSs," *Industrial Electronics, Control, and Instrumentation, 1995., Proceedings of the 1995 IEEE IECON 21st International Conference on*, vol.1, no., pp.584,589 vol.1, 6-10 Nov 1995.
- [22] T. Iwade, S. Komiyama, Y. Tanimura, M. Yamanaka, M. Sakane, K. Hirachi, "A novel small-scale UPS using a parallel redundant operation system," *Telecommunications Energy Conference, 2003. INTELEC '03. The 25th International*, vol., no., pp.480, 484, 23-23 Oct. 2003.
- [23] J.M. Guerrero, L.J. Hang, J. Uceda, "Control of Distributed Uninterruptible Power Supply Systems," *Industrial Electronics, IEEE Transactions on*, vol.55, no.8, pp.2845,2859, Aug. 2008.
- [24] J. Holtz, W. Lotzkat, K. H. Werner, "A high-power multitransistor-inverter uninterruptable power supply system," *Power Electronics, IEEE Transactions on*, vol.3, no.3, pp.278,285, July 1988.
- [25] Y. Pei, G. Jiang, X. Yang, Z. Wang, "Auto-master-slave control technique of parallel inverters in distributed AC power systems and UPS," *Power Electronics Specialists Conference, 2004. PESC 04. 2004 IEEE 35th Annual*, vol.3, no., pp.2050, 2053 Vol.3, 20-25 June 2004.
- [26] J.F. Chen, C.L. Chu, "Combination voltage-controlled and current-controlled PWM inverters for UPS parallel operation," *Power Electronics, IEEE Transactions on*, vol.10, no.5, pp.547, 558, Sep 1995.
- [27] Y.J. Cheng, E.K.K. Sng, "A novel communication strategy for decentralized control of paralleled multi-inverter systems," *Power Electronics, IEEE Transactions on*, vol.21, no.1, pp.148, 156, Jan. 2006.
- [28] X. Sun, Y.S. Lee, D. Xu, "Modeling, analysis, and implementation of parallel multi-inverter systems with instantaneous average-current-sharing scheme," *Power Electronics, IEEE Transactions on*, vol.18, no.3, pp.844,856, May 2003.
- [29] Y.K. Cheng, T.F. Wu, Y.E. Wu, C.P. Ku, "A current-sharing control strategy for paralleled multi-inverter systems using microprocessor-based robust control," *TENCON 2001. Proceedings of IEEE Region 10 International Conference on Electrical and Electronic Technology*, vol.2, no., pp.647, 653, vol.2, 2001.
- [30] H.M. Hsieh, T.F. Wu, Y.E. Wu, H.S. Nien, Y.E. Wu, "A compensation strategy for parallel inverters to achieve precise weighting current distribution," *Industry Applications Conference, 2005. Fourtieth IAS Annual Meeting. Conference Record of the 2005*, vol.2, no., pp.954, 960 Vol. 2, 2-6 Oct. 2005.
- [31] Z. Liu, J. Liu, H. Wang, "Output impedance modeling and stability criterion for parallel inverters with average load sharing scheme in AC distributed power system," *Applied Power Electronics Conference and Exposition (APEC), 2012 Twenty-Seventh Annual IEEE*, vol., no., pp.1921,1926, 5-9 Feb. 2012.
- [32] X. Sun, L.K. Wong, Y.S. Lee, D. Xu, "Design and analysis of an optimal controller for parallel multi-inverter systems," *Circuits and Systems II: Express Briefs, IEEE Transactions on*, vol.53, no.1, pp.56,61, Jan. 2006.

- [33] Z. He, Y. Xing, "Distributed Control for UPS Modules in Parallel Operation With RMS Voltage Regulation," *Industrial Electronics, IEEE Transactions on*, vol.55, no.8, pp.2860, 2869, Aug. 2008.
- [34] T.F. Wu, Y.K. Chen, Y.H. Huang, "3C strategy for inverters in parallel operation achieving an equal current distribution," *Industrial Electronics, IEEE Transactions on*, vol.47, no.2, pp.273, 281, Apr 2000.
- [35] S. J. Chiang, C.H. Lin, C. Y. Yen, "Current limitation control technique for parallel operation of UPS inverters," *Power Electronics Specialists Conference, 2004. PESC 04. 2004 IEEE 35th Annual*, vol.3, no., pp.1922, 1926 Vol.3, 20-25 June 2004.
- [36] J.M. Guerrero, L. Vicuna, J. Miret, J. Matas, J. Cruz, "Output impedance performance for parallel operation of UPS inverters using wireless and average current-sharing controllers," *Power Electronics Specialists Conference, 2004. PESC 04. 2004 IEEE 35th Annual*, vol.4, no., pp.2482, 2488 Vol.4, 2004.
- [37] J.M. Guerrero, L. Vicuna, J. Matas, M. Castilla, J. Miret, "A wireless controller to enhance dynamic performance of parallel inverters in distributed generation systems," *Power Electronics, IEEE Transactions on*, vol.19, no.5, pp.1205,1213, Sept. 2004.
- [38] J.M. Guerrero, J. Matas, L. Vicuna, M. Castilla, J. Miret, "Decentralized Control for Parallel Operation of Distributed Generation Inverters Using Resistive Output Impedance," *Industrial Electronics, IEEE Transactions on*, vol.54, no.2, pp.994,1004, April 2007.
- [39] W. Yao, M. Chen, J. Matas, J.M. Guerrero, Z. Qian, "Design and Analysis of the Droop Control Method for Parallel Inverters Considering the Impact of the Complex Impedance on the Power Sharing," *Industrial Electronics, IEEE Transactions on*, vol.58, no.2, pp.576,588, Feb. 2011.
- [40] L. Lin, H. Ma, N. Zhang, X. Wang, "Wireless current sharing scheme considering phase synchronization requirement for paralleled online UPS inverters," *Industrial Electronics (ISIE), 2014 IEEE 23rd International Symposium on*, vol., no., pp.688,693, 1-4 June 2014.
- [41] J.M. Guerrero, J.C. Vasquez, J. Matas, L.G. de Vicuña, M. Castilla, "Hierarchical Control of Droop-Controlled AC and DC Microgrids—A General Approach Toward Standardization," *Industrial Electronics, IEEE Transactions on*, vol.58, no.1, pp.158,172, Jan. 2011.
- [42] J.M. Guerrero, M. Chandorkar, T. Lee, P.C. Loh "Advanced Control Architectures for Intelligent Microgrids—Part I: Decentralized and Hierarchical Control," *Industrial Electronics, IEEE Transactions on*, vol.60, no.4, pp.1254-1262, April 2013.
- [43] TMS320F2833x, 2823x Enhanced Controller Area Network (eCAN) Reference Guide, TEXAS INSTRUMENTS, January 2009.
- [44] M. Liserre, F. Blaabjerg, S. Hansen, "Design and control of an LCL-filter-based three-phase active rectifier," *Industry Applications, IEEE Transactions on*, vol.41, no.5, pp.1281, 1291, Sept.-Oct. 2005.
- [45] J. Dannehl, M. Liserre, F.W. Fuchs, "Filter-Based Active Damping of Voltage Source Converters With LCL Filter," *Industrial Electronics, IEEE Transactions on*, vol.58, no.8, pp.3623, 3633, Aug. 2011.
- [46] Y. Tang, P.C. Loh, P. Wang, F. H. Choo, F. Gao, F. Blaabjerg, "Generalized Design of High Performance Shunt Active Power Filter With Output LCL Filter," *Industrial Electronics, IEEE Transactions on*, vol.59, no.3, pp.1443,1452, March 2012.
- [47] W. Wu, Y. Sun, Z. Lin, T. Tang, F. Blaabjerg, H. CHUNG, "A New LCL-Filter With In-Series Parallel Resonant Circuit for Single-Phase Grid-Tied Inverter," *Industrial Electronics, IEEE Transactions on*, vol.61, no.9, pp.4640,4644, Sept. 2014.
- [48] C. Bao, X. Ruan, X. Wang, W. Li, D. Pan, K. Weng, "Step-by-Step Controller Design for LCL-Type Grid-Connected Inverter with Capacitor-Current-Feedback Active-Damping," *Power Electronics, IEEE Transactions on*, vol.29, no.3, pp.1239,1253, March 2014.
- [49] Teodorescu, R., Liserre, M., & Rodríguez, P. (2010). Grid Converters for Photovoltaic and Wind Power Systems.
- [50] R. Teodorescu, F. Blaabjerg, M. Liserre, P.C. Loh, "Proportional-resonant controllers and filters for grid-connected voltage-source converters," *Electric Power Applications, IEE Proceedings*, vol.153, no.5, pp.750, 762, September 2006.
- [51] A. Timbus, M. Liserre, R. Teodorescu, P. Rodriguez, F. Blaabjerg, "Evaluation of Current Controllers for Distributed Power Generation Systems," *Power Electronics, IEEE Transactions on*, vol.24, no.3, pp.654,664, March 2009.
- [52] J.C. Vasquez, J.M. Guerrero, M. Savaghebi, J. Eloy-Garcia, R. Teodorescu, "Modeling, Analysis, and Design of Stationary-Reference-Frame Droop-Controlled Parallel Three-Phase Voltage Source Inverters," *Industrial Electronics, IEEE Transactions on*, vol.60, no.4, pp.1271,1280, April 2013.
- [53] M. Savaghebi, J.C. Vasquez, A. Jalilian, J.M. Guerrero, L. Tzung-Lin, "Selective harmonic virtual impedance for voltage source inverters with LCL filter in microgrids," *Energy Conversion Congress and Exposition (ECCE), 2012 IEEE*, vol., no., pp.1960-1965, 15-20 Sept. 2012.

VI. BIOGRAPHIES



Chi Zhang (S'14) received the B.S degree in electronics and information engineering from Zhejiang University (ZJU), Hangzhou, China in 2012. Between 2012 and 2013, he works as a Master student in National Engineering Research Center for Applied Power Electronics in Zhejiang University. He is currently working toward his Ph.D in power electronic at the

Department of Energy Technology, Aalborg University, Denmark.

His research interests include power electronics converter control and design in modular uninterruptible power supply systems, active power filter systems and renewable energy generation systems.



Josep M. Guerrero (S'01-M'04-SM'08-FM'15) received the B.S. degree in telecommunications engineering, the M.S. degree in electronics engineering, and the Ph.D. degree in power electronics from the Technical University of Catalonia, Barcelona, in 1997, 2000 and 2003,

respectively. Since 2011, he has been a Full Professor with the Department of Energy Technology, Aalborg University, Denmark, where he is responsible for the Microgrid Research Program. From 2012 he is a guest Professor at the Chinese Academy of Science and the Nanjing University of Aeronautics and Astronautics; from 2014 he is chair Professor in Shandong University; and from 2015 he is a distinguished guest Professor in Hunan University.

His research interests is oriented to different microgrid aspects, including power electronics, distributed energy-storage systems, hierarchical and cooperative control, energy management systems, and optimization of microgrids and islanded minigrids. Prof. Guerrero is an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS, the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, and the IEEE Industrial Electronics Magazine, and an Editor for the IEEE TRANSACTIONS ON SMART GRID and IEEE TRANSACTIONS ON ENERGY CONVERSION. He has been Guest Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS Special Issues: Power Electronics for Wind Energy Conversion and Power Electronics for Microgrids; the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS Special Sections: Uninterruptible Power Supplies systems, Renewable Energy Systems, Distributed Generation and Microgrids, and Industrial Applications and Implementation Issues of the Kalman Filter; and the IEEE TRANSACTIONS ON SMART GRID Special Issue on Smart DC Distribution Systems. He was the chair of the Renewable Energy Systems Technical Committee of the IEEE Industrial Electronics Society. In 2014 and 2015 he was awarded by Thomson

Reuters as Highly Cited Researcher, and in 2015 he was elevated as IEEE Fellow for his contributions on “distributed power systems and microgrids.”



Juan C. Vasquez (M’12-SM’15) received the B.S. degree in Electronics Engineering from Autonomous University of Manizales, Colombia in 2004 where he has been teaching courses on digital circuits, servo systems and flexible manufacturing systems. In 2009, He received his Ph.D degree on Automatic Control, Robotics and Computer Vision from the Technical

University of Catalonia, BarcelonaTECH, Spain at the Department of Automatic Control Systems and Computer Engineering, where he worked as Post-doc Assistant and also teaching courses based on renewable energy systems, and power management on ac/dc minigrids and Microgrids. Since 2011, he has been an Assistant Professor in Microgrids at the Department of Energy Technology, Aalborg University, Denmark, and he is co-responsible of the Microgrids research programme co-advising more than 10 PhD students and a number of international visitors in research experience. Dr Juan Vasquez is member of the Technical Committee on Renewable Energy Systems TC-RES of the IEEE Industrial Electronics Society and the IEC System Evaluation Group SEG 4 work on LVDC Distribution and Safety for use in Developed and Developing Economies. He is a visiting scholar at the Center

for Power Electronics Systems – CPES at Virginia Tech, Blacksburg, VA, USA. He has published more than 100 journal and conference papers and holds a pending patent. His current research interests include operation, energy management, hierarchical and cooperative control, energy management systems and optimization applied to Distributed Generation in AC/DC Microgrids.



Ernane Antônio Alves Coelho was born in Teófilo Otoni, Brazil, in 1962. He received the B.S. degree in electrical engineering from the Federal University of Minas Gerais, Belo Horizonte, Brazil, the M.S. degree from the Federal University of Santa Catarina, Florianópolis, Brazil, and the Ph.D. degree from the Federal University of

Minas Gerais in 1987, 1989, and 2000, respectively. In 1989, he joined the Electrical Engineering Faculty at Federal University of Uberlândia, where he is currently a Full Professor. In 2014, he was a Visiting Professor with the Microgrid Research Group, Institute of Energy Technology, Aalborg University, Aalborg, Denmark. He is a member of the Brazilian Power Electronic Society (SOBRAEP). He has been working with the Power Electronics Research Group at Federal University of Uberlândia, state of Minas Gerais, Brazil. His research interests are Power-factor Correction, PV and Fuel Cell Systems, Microgrid Modelling and Digital Control by microcontrollers and DSP’s.