



OPEN

Dual-channel *P*-type ternary DNTT–graphene barristor

Yongsu Lee¹, Seung-Mo Kim¹, Kiyung Kim¹, So-Young Kim¹, Ho-In Lee¹, Heejin Kwon¹, Hae-Won Lee¹, Chaeun Kim², Surajit Some^{1,3}, Hyeon Jun Hwang¹✉ & Byoung Hun Lee¹✉

P-type ternary switch devices are crucial elements for the practical implementation of complementary ternary circuits. This report demonstrates a *p*-type ternary device showing three distinct electrical output states with controllable threshold voltage values using a dual-channel dinaphtho[2,3-*b*:2',3'-*f*] thieno[3,2-*b*]-thiophene–graphene barristor structure. To obtain transfer characteristics with distinctively separated ternary states, novel structures called contact-resistive and contact-doping layers were developed. The feasibility of a complementary standard ternary inverter design around 1 V was demonstrated using the experimentally calibrated ternary device model.

Recently, multi-valued logic (MVL) technology has attracted interest as an alternative architecture to address the rapid increase in energy consumption required for massive data processing^{1–5}. MVL provides significant efficiency gains in terms of the number of transistors and the interconnection length required to perform equivalent functions designed with binary logic. In particular, the ternary logic that is composed of three logic states—0, 1, and 2—has several advantages over Boolean logic design using the conventional complementary metal–oxide–semiconductor (CMOS) logic, with the possibility of the lowest power consumption among MVLs^{6–9}.

Owing to the apparent merit of architectural simplicity, various kinds of ternary devices have been investigated for many decades. Among them, carbon nanotube field-effect transistors (CNTFETs) have been the most widely investigated, but all studies using CNTFETs have been theoretical because it is difficult to arrange various types of CNTs with different threshold voltages (V_{th}) in the form of integrated circuits^{7,8}. More recently, a quantum dot gate FET was also proposed for ternary logic operation, but the process of fabricating two layers of well-aligned quantum dots is difficult to control and further scalability can be a serious challenge because the size of the quantum dots and the separation distance between them cannot be modulated flexibly⁹. Ternary devices using transition metal dichalcogenide (TMDC) heterojunctions have also been proposed to utilize the negative differential resistance or negative differential transconductance^{10–13}. Shim et al. reported a ternary device based on a BP/ReS₂ heterojunction forming a broken-gap band structure¹⁰. Nourbakhsh et al. demonstrated a MoS₂/WSe₂ ternary device with band-to-band tunneling mechanism¹¹. Although these devices show promising functional feasibility, large-scale device integration remains quite challenging for TMDC materials. The wafer scale growths of TMDCs above oxides such as crystalline SiO₂ or sapphire have been recently researched, but the direct growth on the oxide when the device structure exists is not desirable because of high growth temperatures over 800 °C^{14,15}.

Graphene FETs are also used for ternary logic applications because of their high mobility, linearly controllable Fermi levels, and large area growth via thermal chemical vapor deposition (TCVD)^{16–18}. Several articles have reported on ternary graphene FETs (GFETs), where external doping processes have been used in graphene channels to customize various PN junctions in the channel region^{19–21}. However, the low noise margins because of the low on/off current ratios of GFETs, which are less than ~10, constitute a serious drawback in ternary circuits.

Kim et al. demonstrated an *n*-type ternary graphene barristor by forming dual junctions with different V_{th} ²². The graphene barristor, composed of graphene–semiconductor heterojunction, is the Schottky barrier triode modulating by control of the Fermi level of graphene using an electrical gate field. For implementing a ternary logic device, a graphene barristor is a better option, because of its linear drivability of current and large on/off ratio than GFETs. However, the benefits of ternary logic could not be fully accomplished by the resistive-load approach; a *p*-type counterpart ternary device is necessary to overcome this limit. Unfortunately, there are not many candidate materials for the *p*-type semiconductor that can be deposited at low temperatures, without damaging the graphene channel at low temperatures. However, several methods of fabricating *p*-type “binary”

¹Department of Electrical Engineering, Center for Semiconductor Technology Convergence, Pohang University of Science and Technology, Cheongam-Ro 77, Nam-gu, Pohang, Gyeongbuk 37673, Republic of Korea. ²School of Materials Science and Engineering, Gwangju Institute of Science and Technology, Cheomdan-Gwagiro 123, Buk-gu, Gwangju 61005, Republic of Korea. ³Department of Specialty Chemicals Technology, Institute of Chemical Technology, Matunga, Mumbai 400019, India. ✉email: hhjune@postech.ac.kr; bhlee1@postech.ac.kr




Figure 1. (a–h) Schematics of the fabrication process for a *p*-type graphene barristor with graphene chemical doping and a CRL/CDL. (i) Optical image of the fabricated device. (j) Raman spectra of CVD graphene with PEI concentrations of 0 and 0.01 wt% as undoped and *n*-doped, respectively.

graphene barristors have been reported using pentacene and dinaphtho[2,3-*b*:2',3'-*f*]thieno[3,2-*b*]-thiophene (DNTT), despite the relatively low field-effect mobility $\sim 2 \text{ cm}^2/\text{Vs}$ ^{23–26}. In addition, DNTT showed better air stability than pentacene^{27,28}. Thus, it is worthwhile to pursue a *p*-type ternary graphene barristor utilizing the works on air-stable DNTT–graphene barristors.

In this study, we investigated a dual-channel *p*-type ternary graphene barristor using a DNTT–graphene heterojunction. Multi- V_{th} *p*-type DNTT–graphene barristors with dual-channel structures were successfully demonstrated by modulating the carrier transport through the DNTT and metal contact interface. Subsequently, the functionalities and benefits of a standard ternary inverter (STI) were examined using the complementary ternary graphene barristors (ZnO–graphene barristor for an *n*-type device and DNTT–graphene barristor for a *p*-type device).

Methods

Device fabrication process. Figure 1a–h show the fabrication process of a *p*-type graphene barristor with the DNTT–graphene heterojunction device. In this study, a buried gate structure was adopted to control the Fermi level of graphene more stably (Fig. 1a). Firstly, an oxide trench with 70 nm depth was formed on a 90 nm SiO₂/Si substrate using photolithography and reactive ion etching with Ar and CF₄ plasma. Subsequently, Au/Ti (60/10 nm) metals were deposited using an e-beam evaporator to fill the oxide trench. The buried gate pattern was formed in the trench region by applying a combination of lift-off and chemical–mechanical polishing processes. The buried gate structure was chosen because it can provide a more uniform electric field in the channel region than the bottom gate structure that is commonly employed in the early stages of graphene device studies²⁹. This step was followed by atomic layer deposition of 30 nm of Al₂O₃ gate dielectric at 200 °C and annealed at 300 °C in a high vacuum ($\sim 10^{-6}$ Torr) for 1 h to improve the quality of the gate dielectric (Fig. 1b). Then, single-layer graphene grown by TCVD was transferred to the gate dielectric via a vacuum dry transfer process. The vacuum dry transfer process was used to maintain the electrical quality of graphene by minimizing the interfacial contamination from air molecules trapped at the interface between the graphene and oxide³⁰. After the graphene transfer, a 30 nm Au hard mask layer was deposited to prevent the adverse influences of residual photoresist originating from successive photolithography. The graphene channel pattern with a metal hard mask was formed using photolithography and metal wet etching. Then, the graphene channel region was patterned

with O₂ plasma etching (Fig. 1c). Consequently, the channel region (480 × 520 μm) was initially protected by the Au hard mask, which was later removed to expose the graphene channel region before the source contact formation process. After the channel patterning, a 50 nm Au source electrode was formed on one side of the graphene channel using a shadow mask (Fig. 1d).

Following the source electrode formation, graphene doping was performed (Fig. 1e). The graphene channels were immersed in ethanol-diluted 0.0025–0.01 wt% polyethylenimine (PEI) Sigma Aldrich solution for 3 h and then briefly rinsed with a pure ethanol solution to prevent excessive doping.

After carefully preparing the graphene channel region, 50 nm of DNTT (Sigma Aldrich), which is a *p*-type organic semiconductor material, was thermally evaporated on the graphene channel to form a DNTT–graphene Schottky junction using a shadow mask (Fig. 1f). Upon completion of the DNTT deposition, 7 nm of Al₂O₃ was deposited by atomic layer deposition at 100 °C as a contact-resistive layer (CRL) for certain devices, whereas for other devices, a contact-doping layer (CDL) was formed with 10 nm of a 7:1 co-evaporation layer of DNTT and 2,3,5,6-tetrafluoro-7,7,8,8-tetracyanoquinodimethane (F₄TCNQ, Sigma Aldrich) deposited on the drain region using a shadow mask (Fig. 1g). Finally, 50 nm of thermally evaporated Au drain electrode was formed using a shadow mask (Fig. 1h). An optical image of the final device structure is shown in Fig. 1i. The dimensions of the DNTT–graphene Schottky junction, which was directly controlled by the buried gate, were 200 × 300 μm.

Evaluation of graphene doping by Raman spectroscopy. During device fabrication, the quality of the graphene channel was examined using Raman spectroscopy, as shown in Fig. 1j. The 2D/G area ratios for the undoped and 0.01 wt% *n*-doped graphene channels were 5.1 and 5.3, respectively, which confirmed that the graphene channel was a monolayer. Subsequently, the undoped graphene channel was slightly *p*-doped with impurity charges at the graphene–Al₂O₃ interface and the redshifts of the G and 2D peaks indicated that the PEI doping process successfully changed the doping state of the graphene channel to *n*-type³¹.

Electrical characterization of the fabricated devices. The electrical properties of the fabricated devices were characterized using a semiconductor parameter analyzer (Keithley 4200) at room temperature.

Results and discussion

Operation of DNTT–graphene barristor and its V_{th} modulation using graphene chemical doping. Figure 2a shows a schematic cross-sectional diagram of a *p*-type graphene barristor, where the arrow indicates the direction of carrier flow. The DNTT partially overlaps the graphene channel, and the Schottky junction is formed at the DNTT–graphene interface. The flux of charge carriers through the DNTT–graphene Schottky barrier can be modulated using the buried gate bias (V_g), which modulates the Fermi level of graphene and thereby adjusts the Schottky barrier height (SBH).

The transfer curves of *p*-type graphene barristors are shown in Fig. 2b. When V_g is low (more positive V_g), the graphene barristor is turned off because the SBH is too high to allow the flow of hole carriers, as shown in Fig. 2c. As V_g increases (more negative V_g), the graphene barristor is turned on as the SBH is reduced, as illustrated in Fig. 2d. Because the current flow of the DNTT–graphene barristor is modulated by the SBH, the initial barrier height should be adjusted appropriately to achieve the desired V_{th} . Therefore, the surface of the graphene channel region was treated with PEI solutions of various concentrations, viz., 0 (no doping), 0.0025, 0.005, and 0.01 wt%. As the concentration of the PEI solution increases, V_{th} of the graphene barristor shifts toward negative V_g ; V_{th} is –6.8 V in the case of 0.01 wt% PEI concentration. The *n*-type dopant, PEI, induces additional electron charges in graphene, which shifts the Fermi level of graphene upward and increases the SBH. The effects of graphene doping are schematically illustrated by comparing the band diagrams of undoped and *n*-doped graphene barristors in Fig. 2e. To confirm the doping results, the SBHs were extracted from the output curves of the graphene barristor. For V_g ranging from –15 to 15 V, the extracted SBHs are modulated from 0.19 to 0.34 V for the undoped device and from 0.21 to 0.39 V for the *n*-doped device, indicating that the V_{th} shift of the graphene devices is caused by the change in the SBH due to chemical doping. (The SBH extraction method is described in Supplementary information, Fig. S2).

In principle, it is possible to obtain a switching device with three different output current levels by connecting two graphene channels doped with different doping concentrations, i.e., different V_{th} , in parallel. Figure 2f shows a schematic diagram of a dual-channel graphene barristor having two channels with different V_{th} connected in parallel. One side is undoped, whereas the other side is 0.01 wt% *n*-doped graphene. The transfer curve of the dual-channel graphene barristor is shown as red solid circles in Fig. 2g. The intention of this device design is that the undoped channel is turned on first and saturated to obtain an intermediate-current state and the *n*-doped channel operates later to form an on-current state. However, Fig. 2g shows that it is not easy to distinguish between the intermediate-current and on-current states of a dual-channel graphene barristor, because the current level of the *n*-doped channel is lower than that of the undoped channel. Thus, only a slight increase in the high V_g region is observed. Therefore, the current levels and shapes of the transfer curves of the two-channel regions should be carefully optimized to achieve stepwise ternary transfer characteristics. The methods and strategies used to modulate the transfer characteristics of two graphene channels to obtain distinctly separated ternary transfer characteristics were as follows.

Current engineering of DNTT–graphene barristor with contact resistance modulation. First, the saturation characteristics of the graphene channel with low V_{th} should be improved to obtain a more flat saturation curve, because a flat intermediate-state level is desirable to improve the noise margins of ternary logic circuits. Therefore, we introduced a thin Al₂O₃ layer between the DNTT and drain contact metal to add a series resistance component. The schematic band diagram of a graphene barristor with a thin Al₂O₃ layer is shown in




Figure 2. (a) Cross-sectional structure of graphene barristor with the direction of current flow. (b) Transfer curves for the *p*-type graphene barristor with PEI concentrations of 0 (no doping), 0.0025, 0.005, and 0.01 wt% at $V_d = -2$ V. Schematic band diagrams of graphene barristor at (c) $V_g = 10$ V and (d) $V_g = -10$ V. (e) SBH difference between undoped and *n*-doped graphene barristors. (f) Schematic device structure of dual-channel *p*-type graphene barristor. (g) Transfer curves for single- and dual-channel devices at $V_d = -2$ V.

Fig. 3a. After inserting the thin Al_2O_3 layer, the drain current is slightly degraded, but the saturation portion of the I - V curve becomes more flat, as shown in Fig. 3b. We named this layer a CRL. Because the CRL does not interfere with the Schottky junction between the graphene and DNTT, V_{th} of the device is minimally affected.

Second, it was required to improve the on-current level of the graphene channel with high V_{th} to obtain a more distinct level 2. In this case, the carrier concentration of the DNTT needed to be higher to reduce the contact resistance, and hence, F_4TCNQ , which is a *p*-type dopant for DNTT, was employed. F_4TCNQ improves the conductivity of DNTT by creating an additional hole carrier in the DNTT region. F_4TCNQ was thermally co-evaporated with DNTT at a 7:1 ratio. This 10-nm-thick F_4TCNQ layer, which is called a CDL, effectively lowers the hole injection barrier between Au and DNTT and enhances the current flow through the DNTT^{32–34}.




Figure 3. (a) Schematic band diagram with CRL. (b) Transfer curves of undoped graphene barristors with and without CRL at $V_d = -2$ V. (c) Schematic band diagram with CDL. (d) Transfer curves of *n*-doped graphene barristors with and without CDL at $V_d = -2$ V.

A schematic band diagram of the graphene barristor with the CDL is provided in Fig. 3c. The transfer curve of the graphene barristor exhibits an increase of nearly one order of magnitude in the drain current after adding the CDL, as shown in Fig. 3d, while simultaneously shifting V_{th} slightly to the positive side.

The influences of CRL and CDL on the contact resistance were experimentally measured using the transfer length method (Supplementary information, Fig. S3). The contact resistances of the DNTT/drain electrode contact with CRL and CDL were 16.2 and 0.1 M Ω cm, respectively, whereas the initial contact resistance was 0.7 M Ω cm.

By strategically combining the effects of the PEI doping of graphene and the insertion of a CDL or CRL before the metal contact formation, it became possible to shift and reshape the transfer curves of dual-channel ternary graphene barristors and to obtain satisfactory ternary I - V characteristics.

Demonstration of *p*-type ternary barristor with a saturated intermediate current state. For ternary logic operation, two channels were placed in parallel; one was the undoped graphene barristor with a CRL, which provided a saturated intermediate state (channel 1), and the other was the *n*-doped graphene barristor channel with a CDL, which provided the on-state (channel 2), as shown in Fig. 4a. The resulting transfer curve of the *p*-type ternary device is presented in Fig. 4b. In comparison with Fig. 2g, the separation of the current with three states, viz., 0 (off-state), 1 (intermediate state), and 2 (on-state), is much more pronounced. Furthermore, the current ratios between states are balanced as 10^2 , which is sufficient to divide the current level between ternary states. This is the first demonstration of a *p*-type ternary logic switch with a saturated intermediate state. Figure 4c shows I_d - V_g of the *p*-type ternary device on a linear scale. The saturation of the intermediate current is distinctly observed even on this scale, which is important for the ternary logic gate circuit. Another positive result of this study is that the electrical characteristics of the *p*-type ternary device can be maintained for more than 45 days, confirming that this device is air-stable (Supplementary information, Fig. S4).

The performance of the ternary device is not yet competitive with CMOS technology on a similar scale. The operation voltage range is quite large, and the subthreshold swings remain very high due to the thickness of the gate dielectric (30 nm of Al₂O₃). In principle, further performance enhancement is quite feasible because there




Figure 4. (a) Schematic device structure of dual-channel p -type ternary graphene barristor with a CRL and CDL. (b) Transfer curves for each channel and the ternary device at $V_d = -2$ V. V_{th} of the ternary device is defined as the cross points of the off-current level and the transition current tangent. (c) Transfer curve of the ternary device on a linear scale and its fitting result. (d) Transfer curve of a p -type ternary device modelled with EOT = 1 nm and $V_d = -1$ V.

Parameters	EOT [nm]	V_{dd} [V]	T [K]	W [μm]	L [μm]	A [cm^2]	A^* [$\text{A}/\text{cm}^2\text{K}^2$]	N_A, N_D [cm^{-3}]	$R_C W$ [$\text{M}\Omega \text{cm}$]	
									Intermediate state	On-state
p -type	1	1	300	200	300	6×10^{-4}	120	1×10^{16}	22×10^1	1.6×10^{-1}
n -type				30	15	4.5×10^{-6}	34	1×10^{18}	3.3	2.4×10^{-3}

Table 1. Device parameters for ternary device modeling, where A^* is the Richardson constant and N_A and N_D are the charge concentrations of the semiconductors.

are several structural parameters, such as the electrical thickness of the gate dielectric, thickness and doping state of the DNTT, and area of the Schottky junction, that can be optimized further. Because the experimental optimization requires a rather extensive material-based study, theoretical analysis of the future scalability and performance was performed based on the fitting result shown in Fig. 4c to assess the competitiveness of this device for practical applications, especially with the objective of achieving 1 V operation.

Ideal device model and complementary STI simulation. The electrical operation of the p -type ternary device was well-fitted by a capacitor-based ternary device model (Supplementary information, Fig. S5), which is commonly used to describe graphene barristors. Using this model, electrical characteristics with a satisfactory flat intermediate-state current were obtained, as shown in Fig. 4d. After several iterations of device modeling, a set of device parameters was determined, as summarized in Table 1. At an equivalent oxide thickness (EOT) of 1 nm, the subthreshold swings could be improved to 178 and 349 mV/dec for the first and second transitions, respectively.




Figure 5. (a) Voltage transfer characteristics of STIs for $V_{dd}=1 \pm 0.1$ V (inset: schematic of the transfer level of a complementary STI circuit). (b) Butterfly curve with noise margins of STI for $V_{dd}=1.06$ V and (c) minimum noise margins extracted as a function of V_{dd} . (d) Voltage gains of two-state transitions for $V_{dd}=1.06$ V.

Then, a complementary STI was designed using the device model developed for 1 V operation, as shown in Fig. 4. For the *n*-type dual-channel ternary graphene barristor, the ZnO–graphene barristor model reported in the literature²² was used (Supplementary information, Fig. S6).

Figure 5a presents the voltage transfer characteristics of STI simulated with *SPICE* for $V_{dd}=1 \pm 0.1$ V. Well-behaving STI transfer characteristics were obtained around $V_{dd}=1$ V. For STI, four noise margins were defined, as demonstrated in Fig. 5b. Figure 5c depicts the minimum noise margin as a function of V_{dd} , in which the minimum noise margin was 71 mV at $V_{dd}=1.06$ V. The very narrow peak region in Fig. 5c indicates that the operation margin of ternary STI is small and that well-balanced *n*-type and *p*-type ternary switches are necessary. The gains of the two-state transitions were 2.3 and 2.8, respectively, for $V_{dd}=1.06$ V (Fig. 5d). As a result, a complementary STI was successfully demonstrated using only two ternary devices. It implies that more complex ternary logic circuits can be designed using fewer devices and shorter interconnect lengths than conventional Boolean logic circuits^{6,7}. However, the large static power dissipation in the intermediate state due to the full turn-on of both *n*- and *p*-type ternary devices remains an issue for improvement for low-power systems (Supplementary information, Fig. S8).

Conclusions

A fully functional *p*-type ternary device is the last essential element for the operation of complementary ternary logic circuits. By combining the demonstration of this device with the recent progress related to *n*-type ternary devices, reasonable projections of the performance and functionality of a complementary ternary inverter were achieved, and the feasibility of low V_{dd} operation at 1 V was confirmed. Although further optimization to scale down the device is necessary, this report confirms the achievement of a major milestone in ternary logic technology for extremely low-power computing.

Data availability

All data related to this paper can be requested from the corresponding author upon reasonable request.

Received: 13 June 2022; Accepted: 3 November 2022

Published online: 12 November 2022

References

1. Cisco Visual Networking Index: Forecast and Trends, 2017–2022 White Paper, (Cisco 2019).
2. Chen, W.-H. *et al.* CMOS-integrated memristive non-volatile computing-in-memory for AI edge processors. *Nat. Electron.* **2**, 420–428 (2019).
3. Yang, R. *et al.* Ternary content-addressable memory with MoS₂ transistors for massively parallel data search. *Nat. Electron.* **2**, 108–114 (2019).
4. Rine, D. C. *Computer Science and Multiple-Valued Logic: Theory and Applications* (Elsevier, 2014).
5. Shibata, T. & Ohmi, T. A functional MOS transistor featuring gate-level weighted sum and threshold operations. *IEEE Trans. Electron Devices* **39**, 1444–1455 (1992).
6. Kim, K. *et al.* Extreme low power technology using ternary arithmetic logic circuits via drastic interconnect length reduction. In *2020 IEEE 50th International Symposium on Multiple-Valued Logic (ISMVL)* 155–158 (2020).
7. Kim, S., Lim, T. & Kang, S. An optimal gate design for the synthesis of ternary logic circuits. In *2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)* 476–481 (2018).
8. Keshavarzian, P. & Sarikhani, R. A Novel CNTFET-based ternary full adder. *Circuits Syst. Signal Process* **33**, 665–679 (2014).
9. Karmakar, S., Chandu, J. A. & Jain, F. C. Design of ternary logic combinational circuits based on quantum dot gate FETs. *IEEE Trans. Very Large Scale Integr. Syst.* **21**, 793–806 (2013).
10. Shim, J. *et al.* Phosphorene/rhenium disulfide heterojunction-based negative differential resistance device for multi-valued logic. *Nat. Commun.* **7**, 13413 (2016).
11. Nourbakhsh, A., Zubair, A., Dresselhaus, M. S. & Palacios, T. Transport properties of a MoS₂/WSe₂ heterojunction transistor and its potential for application. *Nano Lett.* **16**, 1359–1366 (2016).
12. Huang, M. *et al.* Multifunctional high-performance van der Waals heterostructures. *Nat. Nanotech.* **12**, 1148–1154 (2017).
13. Lv, W. *et al.* Multistate logic inverter based on black phosphorus/SnSeS heterostructure. *Adv. Electron. Mater.* **5**, 1800416 (2019).
14. Seol, M. *et al.* High-throughput growth of wafer-scale monolayer transition metal dichalcogenide via vertical Ostwald ripening. *Adv. Mater.* **32**, 2003542 (2020).
15. Campbell, P. M. *et al.* Field-effect transistors based on wafer-scale, highly uniform few-layer p-type WSe₂. *Nanoscale* **8**, 2268–2276 (2016).
16. Muñoz, R. & Gómez-Aleixandre, C. Review of CVD synthesis of graphene. *Chem. Vapor Depos.* **19**, 297–322 (2013).
17. Zhang, Y., Zhang, L. & Zhou, C. Review of chemical vapor deposition of graphene and related applications. *Acc. Chem. Res.* **46**, 2329–2339 (2013).
18. Chen, X., Zhang, L. & Chen, S. Large area CVD growth of graphene. *Synth. Metals* **210**, 95–108 (2015).
19. Kim, Y. J. *et al.* Demonstration of complementary ternary graphene field-effect transistors. *Sci. Rep.* **6**, 39353 (2016).
20. Kim, J. B. *et al.* Photosensitive graphene P-N junction transistors and ternary inverters. *ACS Appl. Mater. Interfaces* **10**, 12897–12903 (2018).
21. Kim, S.-Y., Yoo, J., Hwang, H. J. & Lee, B. H. Demonstration of programmable ternary graphene field-effect transistor using ferroelectric polymer doping. *Org. Electron.* **93**, 106157 (2021).
22. Kim, S.-Y. *et al.* Demonstration of ternary devices and circuits using dual channel graphene barristors. In *2019 IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL)* 25–30 (2019).
23. Hwang, W.-T. *et al.* Gate-dependent asymmetric transport characteristics in pentacene barristors with graphene electrodes. *Nanotechnology* **27**, 475201 (2016).
24. Ojeda-Aristizabal, C., Bao, W. & Fuhrer, M. S. Thin-film barristor: A gate-tunable vertical graphene-pentacene device. *Phys. Rev. B* **88**, 035435 (2013).
25. Lemaitre, M. G. *et al.* Improved transfer of graphene for gated schottky-junction, vertical, organic, field-effect transistors. *ACS Nano* **6**, 9095–9102 (2012).
26. Kim, J. S. *et al.* An organic vertical field-effect transistor with underside-doped graphene electrodes. *Adv. Mater.* **28**, 4803–4810 (2016).
27. Zschieschang, U. *et al.* Dinaphtho[2,3-*b*:2',3'-*f*]thieno[3,2-*b*]thiophene (DNFT) thin-film transistors with improved performance and stability. *Org. Electron.* **12**, 1370–1375 (2011).
28. Zschieschang, U. *et al.* Flexible low-voltage organic transistors and circuits based on a high-mobility organic semiconductor with good air stability. *Adv. Mater.* **22**, 982–985 (2010).
29. Lee, S. K. *et al.* Advantages of a buried-gate structure for graphene field-effect transistor. *Semicond. Sci. Technol.* **34**, 055010 (2019).
30. Lee, S. *et al.* Graphene transfer in vacuum yielding a high quality graphene. *Carbon* **93**, 286–294 (2015).
31. Das, A. *et al.* Monitoring dopants by Raman scattering in an electrochemically top-gated graphene transistor. *Nat. Nanotech.* **3**, 210–215 (2008).
32. Li, J., Ou-Yang, W. & Weis, M. Electric-field enhanced thermionic emission model for carrier injection mechanism of organic field-effect transistors: Understanding of contact resistance. *J. Phys. D Appl. Phys.* **50**, 035101 (2016).
33. Pingel, P. & Neher, D. Comprehensive picture of *p*-type doping of P3HT with the molecular acceptor F₄TCNQ. *Phys. Rev. B* **87**, 115209 (2013).
34. Li, J. *et al.* Improving organic transistor performance through contact-area-limited doping. *Solid State Commun.* **149**, 1826–1830 (2009).

Acknowledgements

This work was partially supported by the Creative Materials Discovery Program on Creative Multilevel Research Center (2017M3D1A1040834) and the FEOL platform development program (2020M3F3A2A02082436) through the National Research Foundation of Korea (NRF) funded by the Ministry of Science and ICT, Korea.

Author contributions

Y.L., S.-M.K., K.K., S.-Y.K., C.K., H.J.H., and B.H.L. conceived the idea and designed the experiments. Y.L., S.-M.K., S.-Y.K., H.K., and H.-W.L. performed all experiments. K.K. and H.-I.L. planned and performed the simulations. S.S., H.J.H., and B.H.L. appraise and revise the prose, sentence by sentence. All authors provided critical feedback and helped shape the research.

Competing interests

The authors declare no competing interests.

Additional information

Supplementary Information The online version contains supplementary material available at <https://doi.org/10.1038/s41598-022-23669-w>.

Correspondence and requests for materials should be addressed to H.J.H. or B.H.L.

Reprints and permissions information is available at www.nature.com/reprints.

Publisher's note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2022