High Mobility Amorphous Polymer-based 3D Stacked Pseudo Logic Circuits through Precision Printing

Woojo Kim, Gyungin Ryu, Youhyun Nam, Hyeonmin Choi, Meng Wang, Jimin Kwon, Christian B. Nielsen*, Keehoon Kang*, and Sungjune Jung*

Dr. W. Kim, G. Ryu, Prof. S. Jung Department of Materials Science and Engineering Pohang University of Science and Technology (POSTECH) 67 Cheongam-Ro, Nam-Gu, Pohang, 37673, Republic of Korea E-mail: sjjung@postech.ac.kr Y. Nam, H. Choi, Prof. K. Kang Department of Materials Science and Engineering Seoul National University 1 Gwanak-Ro, Gwanak-Gu, Seoul, 08826, Republic of Korea E-mail: keehoon.kang@snu.ac.kr Dr. M. Wang, Prof. C. B. Nielsen Department of Chemistry Queen Mary University of London Mile End Road, London E1 4NS, UK E-mail: c.b.nielsen@qmul.ac.uk Dr. M. Wang i-Lab & Printable Electronics Research Center Suzhou Institute of Nano-Tech and Nano-Bionics, Chinese Academy of Sciences 398 Ruoshui Road, SEID, SIP, Suzhou, 215123, China Prof. J. Kwon Department of Electrical Engineering Ulsan National Institute of Science and Technology (UNIST) 50 UNIST-Gil, Ulju-Gun, Ulsan, 44919, Republic of Korea

Keywords: organic transistor array; device uniformity; flexible electronics; 3D integration; integrated circuits

Abstract

Conjugated polymers have great potential for deformable electronic applications due to their excellent mechanical properties with sufficiently high charge carrier mobilities. Direct printing of conjugated polymer thin-film transistors enables the fabrication of deformable devices with low cost, high throughput, and large area. However, a relatively poor device performance of printed devices remains a major obstacle to their application in high-end display backplanes and integrated circuits. In this study, we developed high-performance and highly stackable printed organic transistors, arrays, and circuits using a near-amorphous polymer, indacenodithiophene-co-benzothiadiazole (IDT-BT). Our printed devices exhibited high saturation mobility (>1 cm²·V⁻¹·s⁻¹), high on/off ratio (>10⁷) and low subthreshold slope (245 mV·dec⁻¹). In addition, 16×16 printed IDT-BT arrays achieved 100% fabrication yield, with excellent device-to-device uniformity and low variations of mobility (9.55%) and threshold voltage (4.51%), and good operational and environmental stability (>365 days). Furthermore, we demonstrated five stacked 3D transistors with an excellent 3D uniformity without compromising device performance due to a low required thermal budget for processing amorphous IDT-BT. Finally, we propose and fabricate a new concept of 3D universal logic gate with high voltage gain (33.91 V/V) and record density (100 printed transistors per cm²), which is relevant for commercialization of low-cost printed display backplanes and high-density integrated circuits based on highly processable polymeric semiconductors.

1. Introduction

Conjugated polymer organic semiconductors (OSCs) are highly promising for deformable electronic applications due to their solution processability, low temperature, and printability.^[1] Over the past 25 years, various molecular structures and doping methods have been explored to significantly improve the device performance.^[2–4] Despite these advancements, the transport properties within conjugated polymer films encounter constraints arising from pervasive conformational and energetic disorder.^[5] These limitations impede not only the design of high-performance materials, but also the study of physical phenomena related to the extended π -electron delocalization along the polymer backbone. In order to mitigate these effects of disorder, the field has conventionally focused on improving the crystallinity of conjugated polymers via introducing higher molecular weights,^[5] new molecular designs,^[6,7] and processing techniques^[8] for increasing the proportion of crystalline to amorphous regions in the film.

A breakthrough in new molecular designs for high-mobility semiconducting polymer emerged where indacenodithiophene-co-benzothiadiazole (IDT-BT), a donor-acceptor polymer with an amorphous morphology showed a field-effect mobility of up to $1 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$ via an enhanced intrachain ring planarity of the conjugated backbone.^[9-11] The amorphous morphology of IDT-BT can increase the degree of freedom in processing the polymer-based active layer, and therefore the TFTs, without strict requirements for annealing at relatively high temperature or solvent engineering, both of which are common methods for inducing a highly crystalline morphology of small-molecule and polymer films for improving the TFT mobility.^[12–14] Direct printing of organic TFTs enables the fabrication of deformable devices in low-cost, high-throughput, large-area, and eco-friendly manner. Many studies have successfully realized an array of deformable devices, integrated circuits, memory cells, etc.^{[15-} ^{17]} However, printed TFTs have faced a major challenge due to their poor device performance relative to spin-coated devices, often due to ill-controlled morphology of active organic thin film channels. IDT-BT offers advantages that effectively address chronic problems in printed organic electronics with unique disorder-free charge transport properties, resulting in exceptional electrical properties.^[10,18,19]

Especially, considering the current roadmap for vertically stacking integrated circuits (ICs) in three-dimensional fashion for realizing ultrahigh-density IC devices, minimizing the required thermal budget is a critical requirement, especially for meeting the back end of line (BEOL)-compatibility that allows the fabrication of top-layer devices without deterioration in the functionality and performance of the bottom-layer devices.^[5,20–22] In this regard, we have

recently succeeded in a three-dimensional (3D) monolithic integration of complementary organic TFTs via direct printing methods to explicitly demonstrate the potential for realizing high-density organic ICs.^[23] However, modest electrical characteristics of printed devices and significantly large device performance discrepancy between p- and n-type OSCs continue to pose a significant obstacle for their deployment in practical applications. Furthermore, continuous thermal stress during fabrication can significantly damage OSCs and drastically degrade the IC performance.^[24] Using p-type IDT-BT TFTs with high performance and low required thermal budget for processing is facile way to design and fabricate high performance and high density printed ICs for applying real applications.

Here, we present high-performance and vertically stackable printed organic TFTs, arrays, and logic circuits using an amorphous polymer indacenodithiophene-*co*-benzothiadiazole (IDT-BT) with exceptional electrical performance and high thermal stability to overcome chronic problems in printed organic transistors. Our fabrication approach involves using nozzle printing to create a uniform OSC film morphology and inkjet printing to pattern all the electrodes without the need for a mask. The printed IDT-BT TFTs exhibited superior device performance (comparable to that of spin-coated IDT-BT devices) relative to previously reported polymer-based printed devices, including high electrical properties with mobility, on/off ratio and subthreshold swing, an outstanding manufacturing yield and uniformity, and high operational and environmental stability. After device-level investigation, we accomplished 3D integration of five TFTs on a highly flexible substrate, demonstrating remarkable device uniformity in 3D. Finally, we propose a concept of universal pseudo logic gate in a 3D configuration. The 3D integrated circuits showed a high voltage gain and a record-setting transistor density, providing a unique and unprecedented approach for designing and producing high density digital circuitry crucial for emerging applications.

2. Results and Discussion

2.1. Device characteristics of high-mobility IDT-BT-based printed TFTs

High-performance printed organic TFTs using $C_{16}IDT$ -BT with low energetic disorder were configured in a top-gate bottom-contact geometry with seven functional material layers; ultrathin substrate, source/drain, hydrophobic bank, OSC, dielectrics, and gate (**Fig. 1**a). This structure was selected because of the superior injection characteristics of typical staggered configuration of the gate and the source/drain contacts. All gate and source/drain electrodes were inkjet-printed with Ag-nanoparticle ink. To improve charge injection, the source/drain electrodes were treated with a pentafluorobenzenethiol (PFBT) self-assembled monolayer

(SAM). A p-type $C_{16}IDT$ -BT ink was nozzle-printed within a rectangular hydrophobic bankguided area. An inter-dielectric layer was formed by spin-coating with CYTOP to prevent penetration of parylene monomer and minimize water-related traps at the semiconductordielectric interface. A main dielectric layer was formed by chemical vapor deposition with a parylene to improve the environmental stability. A microscopic image of the fabricated device is shown in **Fig. 1**b. Due to the continuous printing and drying of the OSC ink, an atomic force microscopy (AFM) topology of the printed OSC film showed a smooth surface (**Fig. 1**c).

Achieving high carrier mobility in printed TFT devices has been difficult due to the lack of high performance printable OSC channel materials and optimal fabricating methods for providing uniform films in large-area. We investigated the effect of varying the IDT-BT concentration of a printed OSC ink on the electrical properties of devices (Fig. 1d and Fig. S1). Reducing the thickness of the printed film can improve device performance because the vertical access resistance is reduced. In addition, the bank was removed to coat a CYTOP layer, which can reduce the surface roughness of the printed film. When comparing the transfer curves of devices with and without the CYTOP layer, it was found that there was a significant boost in performance (18.5 times greater mobility and 21 times greater the on current) (Fig. S2). The saturated hole mobility μ_{sat} was found to fluctuate with the polymer concentration, whereas the on/off ratio (I_{on}/I_{off}) remained relatively unchanged at around 10⁷ across the range of concentrations. The TFT performance was optimized at C16IDT-BT concentration of 2.4 mg·ml⁻¹ with an average μ_{sat} of 1.11 cm²·V⁻¹·s⁻¹ and I_{on}/I_{off} of 1.52×10⁷. The device performance is decreased when the average channel thickness was below 10 nm, which may be due to a weaker connectivity of polymer chains networks for enhancing charge transport (Fig. S3). Drain current (I_D) vs. drain-source voltage (V_{DS}) , *i.e.*, output characteristics, of the optimized device showed linear characteristics having a low contact resistance and good saturation behavior acting as constant-current sources (Fig. 1e). Transfer characteristics ($I_D vs$. V_{GS}) of the printed device were obtained in the saturation regime ($V_{\text{DS}} = -10$ V) (**Fig. 1**f). The representative printed TFTs showed the μ_{sat} of 1.18 cm²·V⁻¹·s⁻¹, threshold voltage (V_{TH}) of -3.07 V, and subthreshold swing (SS) of 251 mV·dec⁻¹. Notably, our printed TFTs showed a significantly superior performance compared to printed polymer-based devices^[25–32] and comparable performance compared to spin-coated IDT-BT devices (Table 1).^[9–11,33–35]

High mobility values of these printed TFTs indicate a high-quality dielectric/semiconductor interface that has been formed with our printing method. To investigate this further, we performed several device analyses. The upper limit for the interfacial trap density ($N_{\text{trap}}^{\text{max}}$) values can be estimated from the obtained *SS* values from the transfer

curves. $N_{\text{trap}}^{\text{max}}$ of our device was estimated to be 2.2×10¹¹ cm²·eV⁻², which is comparable to that of spin-coated IDT-BT transistors (Table S1). In addition, the printed devices showed an ideal linearity of the square root of the saturation current and nearly gate-voltage independent mobility, leading to an unambiguous extraction of the carrier mobility (**Fig. 1**g). The temperature dependence of I_D on V_G in the saturation and linear regimes was fitted to $I_D \propto$ $(V_G - V_{\text{TH}})^{\gamma}$ between 100 K and 340 K (**Fig. 1**h). Our devices exhibited the ideal exponent γ with temperature-independent values of 2 and 1 in the saturation and linear regimes, respectively. The saturation and linear mobilities at different temperatures were shown in an Arrhenius plot (**Fig. 1**h, inset). From the Arrhenius plot, the extracted E_a values in the linear and saturation regime were 51 meV and 49.7 meV, respectively (Fig. S4), which are comparable to the previously reported values (Table S2). Our results confirm a similar high-quality dielectric/semiconductor interface that enables a nearly disorder-free transport, as that of spincoated IDT-BT devices, which provide direct experimental evidence for promoting these class of near-amorphous conjugated polymer materials as a printable active channel for TFTs.

High mobility values also enable high-speed operation of the printed devices. To confirm the benefit of high mobility, we observed the dynamic characteristics of the printed top-gate IDT-BT TFT. Transient response of the device showed stable operation for 100 cycles under a frequency of 100 Hz (**Fig. 1**i). When applying a single V_{GS} pulse to the printed device, the I_{DS} showed that the current becomes larger in the on state and smaller in the off state as the V_{GS} is turned on and off (**Fig. 1**j). In addition, we measured the transient response of the device according to various V_{GS} pulses with a frequency of 0.01, 0.1, 1, 10, 25, and 50 kHz (**Fig. 1**k). The cutoff frequency at which the normalized I_D is decreased by a factor of -3 dB is extracted to be 37 kHz, which corresponds to the estimated value from the current-gain cutoff frequency equation with the expected overlap capacitance.

2.2. Array characteristics of IDT-BT-based printed TFTs with large-area uniformity

IDT-BT offers several advantages that help address the chronic problems of organic semiconductors. First, it provides uniform electrical properties due to its near-amorphous microstructure with low energetic disorder. We demonstrated high uniformity of IDT-BT by fabricating 16 × 16 printed TFT arrays on 3 µm-thick ultrathin parylene film (**Fig. 2**a). The 256 C_{16} IDT-BT-based printed TFTs displayed remarkably uniform saturation transfer curves ($V_{DS} = -10$ V) with 100% fabrication yield (**Fig. 2**b). The properties of these devices, including channel geometry (*L* and *W*), μ_{sat} , V_{TH} , and *SS*, were thoroughly evaluated by statistical analysis. Histograms of the variations reveal an extraordinary level of device-to-device uniformity with

narrow distributions of L, W, μ_{sat} , V_{TH} , and SS (Fig. 2c). The relative standard deviation (RSD) of L, W, µ_{sat}, V_{TH}, and SS for 256 TFTs was 9.35%, 1.72%, 9.55%, 4.51%, and 9.35%, respectively. Our inkjet printing process achieves highly consistent L and W with the device variation of less than 10% for 256 channel geometries. In addition, our nozzle printing process allows the ink to be deposited and patterned evenly over a large area, resulting in a highly uniform μ_{sat} for 256 printed devices. It is noteworthy that the μ_{sat} variation is reduced by considering the channel geometry. The average and RSD values of the recalculated mobility decreased from 0.984 to 0.980 cm² · V⁻¹ · s⁻¹ and from 9.56% to 9.48%, respectively. In addition, the 32 and 128 devices with similar channel geometry showed remarkably uniform mobility RSD values of 1.65% and 4.35%, respectively. These values are much lower than those of previously reported solution-processed emerging material (organic, perovskite, carbon nanotube (CNT), and 2D)-based TFT arrays with various fabrication methods (Fig. 2d).^[36-59] Furthermore, small variations in V_{TH} and SS values clearly confirm that the semiconductor/dielectric interface formed is not only of high-quality but with a high uniformity. The uniformity in the V_{TH} values of the 256 printed TFTs outperforms those of the other OSCs, polycrystalline silicon, indium gallium zinc oxide, CNT, 2D materials (Fig. S5).

We then assessed the reliability of the printed TFT arrays under given electrical and environmental stresses. Our devices showed stable electrical operation when biased at $V_{\rm GS}$ & $V_{\rm DS} = -10$ V for 10^4 s (about 2.78 hours) (Fig. 2e). The initial increase in current can be attributed to the slow polarization of parylene and the decrease after the I_D peak is negligible. To quantify an excellent bias stability of the printed devices, we tracked the normalized $I_{\rm D}$ values of five printed devices. The normalized I_D values were calculated by normalizing I_D values at 10^4 s of bias with I_0 at 0 s or I_D peak, from which we observed that the change in the normalized I_D values under-bias stress were +6.28 ± 1.14% and -1.72 ± 0.38%, respectively. Remarkably, our devices maintained their electrical characteristics for 365 days with a negligible degradation when stored in a dry ambient environment (Fig. 2f). After 365 days, μ_{sat} still remains above $1 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$, V_{TH} slightly decreased, and SS continues to increase. The change in μ_{sat} , V_{TH} , and SS values for 365 days with respect to the day 1 was -2.03%, -16.01%, +94.06%, respectively. Further reliability tests were performed under thermal stress conditions. The printed TFTs were heated from 30 °C to 150 °C in five successive thermal stresses for the duration of one hour and the device showed stable operation until 120 °C (Fig. S6). Overall, our printed IDT-BT TFTs showed sufficient robustness for many real-world applications, ranging from light-emitting diode arrays to sensor arrays and integrated circuits, owing to their high uniformity, excellent electrical properties and environmental stability.

2.3. 3D TFTs based on highly stackable IDT-BT and precision printing

The near-amorphous microstructure of IDT-BT thin films facilitates 3D integration of TFTs without degradation of device performances due to their low thermal budget requirements. We achieved this by designing and fabricating a vertical stack of five TFTs (5-T). The 5-T 3D TFTs comprise 40 functional layers in total; a parylene-coated plastic foil, ten conductor layers, five charge injection SAM layers, five bank layers, five C₁₆IDT-BT layers, five CYTOP layers, and nine parylene layers (Fig. 3a). A scanning electron microscopy (SEM) image of the fabricated 5-T 3D TFTs confirmed a conformal deposition of all functional layers as designed without a significant physical damage, which ensured a high yield and uniform device performance (Fig. 3b). A top view image of the 5-T devices is shown in Fig. 3c, demonstrating a remarkable accuracy with which the five designed TFTs are stacked within a region comparable to that of a single TFT through our precision-printing process. In the center of the 3D TFTs, five patterned C₁₆IDT-BT films were vertically stacked in the same horizontal position. All metal layers inkjet-printed on each dielectric layer can be interconnected on the top floor through laser-drilled via-holes. To control the 5-T devices independently without interfering neighboring devices, we designed the routing at different locations and layers to ensure that only the desired devices are selectively operated. In overall, we developed an array of 15×10 printed 3D TFT and confirmed the 3D uniformity of the IDT-BT devices (Fig. 3d).

The transfer characteristics ($I_{\rm D}$ vs. $V_{\rm GS}$) of the printed TFTs on each floor were measured in the saturation regime ($V_{\rm DS} = -10$ V) to test their uniformity (**Fig. 3**e). All 80 3D TFTs (16 devices fabricated on each floor) exhibited highly uniform transfer characteristics, with no discernible performance degradation with each additional stacking. Notably, the characteristics of the printed devices on the first floor were similar to those on the additional floors, even though they were exposed to over 7 hours of thermal stress below 120 °C during the fabrication processes of the entire vertical device stacks. The uniformity of 5-T stacked 3D TFTs was investigated by extracting the on-current ($I_{\rm ON}$), μ_{sat} , and $V_{\rm TH}$ values (**Fig. 3**f). The 2D uniformity of the printed devices (i.e. within the same floor) was assessed by the variation of $|I_{\rm ON,avg}|$, $\mu_{sat,avg}$, and $V_{\rm TH,avg}$ values which were below 7.27%, 9.02%, and 2.13% respectively. For the 3D uniformity (i.e. across the entire floors), the RSDs of the average $|I_{\rm ON}|$, μ_{sat} , and $V_{\rm TH}$ values were determined to be 9.86%, 7.07%, and 4.53%, respectively. These results highlight the effective and reliable fabrication processes and materials selection, that have been employed to ensure both an excellent 2D and 3D uniformity.

2.4. 3D NAND logic circuits based on 3D printed IDT-BT TFTs

Leveraging the 3D integration of printed TFTs, we propose a new concept of a universal logic gate NAND in a 3D configuration (**Fig. 4**a). Unlike a conventional pseudo-NAND that consist of six p-type transistors, this 3D pseudo-NAND has been achieved using only four vertically stacked TFTs – two top-gate transistors and two dual-gate transistors (**Fig. 4**b). The independent gates of two p-type transistors connected in parallel ($T_1 \& T_2 \text{ or } T_3 \& T_4$) can effectively act as one p-type dual-gate transistor. This design not only reduces the transistor area by 1/6 compared to the conventional pseudo-NAND gate, but it also dramatically shortens the interconnection lines on the 2D plane, resulting in a 3D interconnection of only a few micrometers or less through the via-hole process. Photograph of microscopy image showed the 3D pseudo-NAND gate of all metal layers on floors input A, input B, output Q, V_{DD} , V_{SS} , and GND (**Fig. 4**c, inset). The AFM topology of the printed 3D NAND showed smooth surface roughness (Fig. S8).

The voltage transfer characteristics (V_{OUT} vs. V_{IN}) of the printed 3D pseudo-NAND gates were measured with supply voltages ($V_{DD} = 10$ V and $V_{SS} = -15$ V) (**Fig. 4**c). The output characteristics for two inputs in the printed 3D NAND gate were found to be almost identical. The uniformity and performance of the 3D pseudo-NAND gates was investigated by measuring the voltage gain (G_V) and switching voltage (V_{SW}) with input A and B. These are represented as histograms of the statistical variation in G_V and V_{SW} for input A and B (**Fig. 4**d). The G_V and V_{SW} of 36 devices showed an RSD of 8.39% and 1.36% for input A and 9.56% and 1.69%, for input B, respectively (**Fig. 4**d). The maximum voltage gains ($G_{V,MAX}$) of input A and B of are 33.91 and 30.53 V/V, respectively, which are significantly higher than previously reported NAND gates fabricated by solution-processed OSCs (**Fig. 4**e).^[56,60–66] These results emphasize and rely on an excellent uniformity and voltage gain characteristics of our printed NAND gates.

Finally, to prove the scalability of our 3D NAND gates based on the printed IDT-BT devices, we demonstrated various logic gates (NOT, buffer, and AND) by interconnecting 3D NANDs (**Fig. 4**f). Logic gates with opposite characteristics, such as NOT and Buffer, or NAND and AND, showed similar DC characteristics, which can be attributed to the superior uniformity of 3D NAND gates based on our printed IDT-BT devices. This work has achieved a record transistor density for printed organic circuits, based on the 3D pseudo-NAND design being counted as six transistors (**Fig. 4**g).^[23,60,64,67–82] The 3D stacking of TFTs provides a significant reduction in the cell area; a simple scaling argument demonstrates that for a transistor density of 25 printed transistors per cm² achievable for 2D pseudo-NAND by inkjet printing, the transistor density of printed 3D NAND (with six transistors) can be 4 times larger (i.e. 100

transistors per cm²). This achieved transistor density suggests that around 4,500 transistors could be fabricated on the back of an adult's hand with an area of ~ 45 cm². This is comparable with the number of transistors in a commercial 8-bit microprocessor early in the computer revolution, which demonstrates a technological advance featured in our work that could herald the beginning of low-cost printable wearable computing devices.

3. Conclusion

This work presents significant advancements in the fabrication of high-performance and highly stackable printed organic TFT circuits using a near-amorphous semiconducting polymer, C₁₆IDT-BT. Our printed IDT-BT-based TFTs exhibited remarkable electrical characteristics, including high μ_{sat} of >1 cm²·V⁻¹·s⁻¹, high I_{op}/I_{off} of >10⁷, and low SS of 251 mV·dec⁻¹. More importantly, the array of 16×16 printed TFTs demonstrated a 100% manufacturing yield and exceptional device-to-device uniformity with a low $V_{\rm TH}$ variation of 4.51% and low $\mu_{\rm sat}$ variation of 9.55%. These results are among the best in comparison with devices based on other solution-processed emerging semiconductor materials (carbon nanotube, perovskite, 2D) and even commercial LTPS and oxide-based devices. Our printed TFTs showed robust operational and environmental stability over 365 days. Furthermore, the implementation of 5-T stacked 3D TFTs highlighted excellent 3D uniformity and performance. Finally, we introduced a novel concept of 3D pseudo-NAND gate with a high voltage gain of 33.91 V/V and a record density of 100 printed transistors per square centimeter. These results will provide commercially viable material and processing solutions for low-cost and high-throughput fabrication of highperformance organic electronic devices, which are compatible for designing printed activematrix backplanes for display, large scale integration and application-specific integrated circuits for functional applications.

4. Experimental Section/Methods

 $C_{16}IDT$ -BT Synthesis: C₁₆IDT-BT was prepared according to a literature procedure,^[9] using 2,7dibromo-4,4,9,9-tetrahexadecyl-4,9-dihydro-s-indaceno[*1,2-b:5,6-b*]dithiophene (560 mg, 0.424 mmol) and 4,7-bis(4,4,5,5-tetramethyl-1,3,2-dioxaborolan-2-yl)benzo[*c*][*1,2,5*]thiadiazole (164 mg, 0.424 mmol), Pd₂(dba)₃ (2 mol%), P(o-tol)₃ (4 mol%) and a drop of Aliquat 336. The monomers, catalyst and ligand were dissolved in degassed toluene and further degassed with nitrogen for 30 min. Degassed Na₂CO₃ solution (1.0 M, 1 mL) was added to the mixture. The reaction mixture was degassed for 10 min then stirred and heated at 120 °C for 48 h. After end-capping with tributylstannylthiophene (6 h) and 2-bromothiophene (6 h), the

reaction mixture was cooled to room temperature and precipitated into methanol. The solid was collected by filtration and further purified in a Soxhlet setup with methanol, acetone, and hexane for 24 h each. The residual solid was redissolved in chloroform and precipitated into methanol. The polymer was collected by filtration and dried under vacuum overnight. Yield: 460 mg (84 %). ¹H NMR (CDCl₃, 400 MHz, δ (ppm)): 8.11 (s, 2H), 7.95 (s, 2H), 7.41 (s, 2H), 2.41-1.77 (m, 8H), 1.38-1.94 (m, 112H), 0.86 (t, 12H). GPC in CB at 80 °C (against polystyrene standards); *M_n*: 58 KDa, PDI: 1.2

Material Preparation: An Ag-nanoparticle ink in hydrocarbon-based solution (NPS-JL, Harima Chemicals, Inc.) was used as a conductive metal ink. A pentafluorobenzenethiol (PFBT) were prepared in 30 mM solutions using isopropanol (IPA) to modify the work function of the printed Ag contact electrodes by self-assembled monolayer (SAM) treatment. To precisely define the semiconductor area, a hydrophobic fluoropolymer Poly[4,5-difluoro-2,2-bis(trifluoromethyl)-1,3-dioxole-*co*-tetrafluoroethylene] (Teflon AF1600, Sigma-Aldrich) was prepared in a 1 wt% solution using perfluorotributylamine (Fluorinert FC-43, 3M). For p-type semiconductor ink, the lowest degree of energetic disorder polymer IDT-BT with various concentrations (3, 2.4, 2.1, 1.5, 1.2 mg·ml⁻¹) is dissolved in 1,2-dichlorobenzene (oDCB) (99%, Sigma-Aldrich). An amorphous fluorinated polymer CYTOP (CTL-809M, Asahi Glass) is dissolved with a special fluorinated solvent (CT-Solv. 180, Asahi Glass) with a volume ratio of 1:4 to form an inter-dielectric layer that blocks the penetration of parylene monomer. For main dielectric layer, a poly(p-xylylene) derivative parylene diX-SR (KISCO Ltd.) is deposited by chemical vapor deposition (CVD) (OBT-PC300, OBANG Technology).

Device Fabrication: A 3-μm-thick Parylene film was deposited by CVD on a glass substrate (Eagle XG, Corning) to form the ultrathin plastic film and control the wettability of the Agnanoparticle ink. On the parylene-coated surface, the source and drain electrodes were inkjetprinted using the Ag ink and a drop-on-demand inkjet printer (DMP2850, FUJIFILM Dimatix), which were then sintered at 120 °C for 30 min in air. To pattern the OSC layer, the hydrophobic fluoropolymer was printed in a rectangular shape using an air pulse nozzle printer (Image Master 350PC, MUSASHI Engineering) at a patterning speed of 50 mm·s⁻¹ and a discharge pressure of 7 kPa. During the nozzle printing process, the platen temperature was set at 60 °C. Then, the hydrophobic bank was heated at 100 °C for 10 min to increase the adhesion between Teflon and lower layers. To improve the charge injection from S/D electrodes to OSC, samples were dipped into PFBT SAM solution for 5 min and then rinsed with pure IPA. The IDT-BT

inks were printed into the Teflon bank area by the air pulse nozzle printer at the discharge pressure of 1 kPa, the discharge time of 120 ms, and the stage temperature of 40 °C, followed by annealing at 100 °C for 30 min. The samples were then immerged in perfluorotributylamine for 5 min to remove the Teflon bank layer. CYTOP with ST-Solv. 180 (1:4) was spin-coated at 2000 rpm for 30 s and annealed at 100 °C for 10 min, having a thickness of 53.7 nm. For main dielectric layer, parylene film was conformally deposited to a thickness of 185.4 nm by the CVD process. The 2D device fabrication for printed organic transistors and arrays was finished by inkjet-printing the top-gate electrodes. To fabricate the 5-stacked TFTs, top-gate TFTs were formed sequentially using the same 2D fabrication process. For 3D pseudo-NAND circuits, two top-gate TFTs and two dual-gate TFTs with shared gate electrode were monolithically stacked. Via holes for all devices were formed by laser-drilling in-between dielectric layers, and then filled by inkjet-printing the Ag ink.

Device Characterization: The DC and AC *I-V* characteristics of printed devices were measured with source and pulse measure units (SMU and PMU) of a semiconductor parameter analyzer (4200-SCS, Keithley) under ambient conditions. The temperature dependent electrical properties of the TFTs were measured using a semiconductor parameter analyzer (4156B, Agilent) in vacuum chamber probe station (M5VC, MSTECH). Temperature was varied from 100K to 340K with liquid Nitrogen and hot chuck controller. The thickness of the dielectric layers was measured with a stylus profiler (Dektak XT, Bruker).

Parameter Extraction: The threshold-voltage of this work was extracted by fitting $I_D^{1/2}$ - V_{GS} saturation curves in the region between -8 and -9 V. The saturation and linear charge-carrier mobility values were determined from the slopes of $I_D^{1/2}$ - V_{GS} and I_D - V_{GS} in the region between -8 and -9 V, following the equations:

$$\mu_{sat} = \frac{2L}{WC_i} \left(\frac{\partial \sqrt{I_D}}{\partial V_{GS}}\right)^2 \text{ and } \mu_{lin} = \frac{L}{WC_i V_{DS}} \frac{\partial I_D}{\partial V_{GS}}$$

Where *W* and *L* are the width and length of the device, and C_i is the total capacitance per unit area $(1.11 \times 10^{-8} \text{ F} \cdot \text{cm}^{-2})$ of the 239.1 nm-thick CYTOP/parylene bi-layered dielectric (ε_r =2.985). The total capacitance is calculated in a capacitor in which the CYTOP and parylene layers are connected in series. The equation for calculating total capacitance is as follows:

$$C_i = \frac{\varepsilon_r}{d} = \frac{C_1 C_2}{C_1 + C_2} = \frac{\frac{\varepsilon_1}{d_1} \frac{\varepsilon_2}{d_2}}{\frac{\varepsilon_1}{d_1} + \frac{\varepsilon_2}{d_2}} = \frac{\varepsilon_1 \varepsilon_2}{\varepsilon_1 d_2 + \varepsilon_2 d_1}$$

~

Where C_1 and C_2 are capacitances of CYTOP and parylene, ε_1 and ε_2 are dielectric constants of CYTOP (ε_1 =2.1) and parylene (ε_2 =3.4), and d₁ and d₂ are dielectric thicknesses of CYTOP (d_1 =53.7 nm) and parylene (d_2 =185.4 nm).

The subthreshold swing (SS) was determined by fitting the following equation between the threshold and the onset voltages.

$$SS = \frac{\partial V_{GS}}{\partial \log \left(I_D \right)}$$

Under the assumption that the deep bulk states and interface states are independent of energy, the upper limit for the interfacial trap density can be estimated by following the equation:

$$N_{\rm trap}^{\rm max} = \frac{C_i}{q} \left[\frac{qSS}{k_B T \ln(10)} - 1 \right]$$

Where k_B is the Boltzmann's constant, *T* is the absolute temperature, C_i is the capacitance per unit area of the gate dielectric and *q* is the electronic charge.

The current-gain cutoff frequency (f_T) can be expressed by following the equation:

$$f_T = \frac{g_m}{2\pi C_i} = \frac{\mu_{sat}(V_g - V_{TH})}{2\pi L(L + L_{OV,GS} + L_{OV,GD})}$$

Where g_m is the device transconductance, C_i is the total capacitance per unit area, μ_{sat} is the saturation carrier mobility, V_{TH} is the threshold voltage, L (40 μ m for single device), $L_{OV,GS}$ (36.3 μ m), and $L_{OV,GD}$ (90.9 μ m) are the channel, parasitic gate-to-source overlap, parasitic gate-to-drain overlap lengths, respectively.

Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

Acknowledgements

This work was supported in part by the Korea Innovation Foundation (INNOPOLIS) grant (2020-DD-UP-0278) and in part by the Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education (RS-2023-00250260). M. W. and C. B. N. acknowledge financial support from the Engineering and Physical Sciences Research Council (EP/P007767/1).

References

- S. Veerapandian, W. Kim, J. Kim, Y. Jo, S. Jung, U. Jeong, *Nanoscale Horizons* 2022, 7, 663.
- [2] J. Yang, Z. Zhao, S. Wang, Y. Guo, Y. Liu, *Chem* **2018**, *4*, 2748.
- [3] M. Kim, S. U. Ryu, S. A. Park, K. Choi, T. Kim, D. Chung, T. Park, Adv. Funct. Mater. 2020, 30, 1904545.
- [4] A. D. Scaccabarozzi, A. Basu, F. Aniés, J. Liu, O. Zapata-Arteaga, R. Warren, Y.
 Firdaus, M. I. Nugraha, Y. Lin, M. Campoy-Quiles, N. Koch, C. Müller, L. Tsetseris,
 M. Heeney, T. D. Anthopoulos, *Chem. Rev.* 2022, 122, 4420.
- [5] R. Noriega, J. Rivnay, K. Vandewal, F. P. V Koch, N. Stingelin, P. Smith, M. F. Toney, A. Salleo, *Nat. Mater.* 2013, *12*, 1038.
- [6] A. J. Kronemeijer, E. Gili, M. Shahid, J. Rivnay, A. Salleo, M. Heeney, H. Sirringhaus, Adv. Mater. 2012, 24, 1558.
- M. Gruber, S.-H. Jung, S. Schott, D. Venkateshvaran, A. J. Kronemeijer, J. W.
 Andreasen, C. R. McNeill, W. W. H. Wong, M. Shahid, M. Heeney, J.-K. Lee, H.
 Sirringhaus, *Chem. Sci.* 2015, *6*, 6949.
- [8] S. Schott, E. Gann, L. Thomsen, S. Jung, J. Lee, C. R. McNeill, H. Sirringhaus, Adv. Mater. 2015, 27, 7356.
- [9] W. Zhang, J. Smith, S. E. Watkins, R. Gysel, M. McGehee, A. Salleo, J. Kirkpatrick, S. Ashraf, T. Anthopoulos, M. Heeney, I. McCulloch, *J. Am. Chem. Soc.* 2010, *132*, 11437.
- [10] D. Venkateshvaran, M. Nikolka, A. Sadhanala, V. Lemaur, M. Zelazny, M. Kepa, M. Hurhangee, A. J. Kronemeijer, V. Pecunia, I. Nasrallah, I. Romanov, K. Broch, I.

McCulloch, D. Emin, Y. Olivier, J. Cornil, D. Beljonne, H. Sirringhaus, *Nature* **2014**, *515*, 384.

- M. Nguyen, U. Kraft, W. L. Tan, I. Dobryden, K. Broch, W. Zhang, H. Un, D. Simatos,
 D. Venkateshavaran, I. McCulloch, P. M. Claesson, C. R. McNeill, H. Sirringhaus,
 Adv. Mater. 2023, *35*, 2205377.
- K. Kang, S. Watanabe, K. Broch, A. Sepe, A. Brown, I. Nasrallah, M. Nikolka, Z. Fei,
 M. Heeney, D. Matsumoto, K. Marumoto, H. Tanaka, S. Kuroda, H. Sirringhaus, *Nat. Mater.* 2016, *15*, 896.
- [13] H. Park, J. Kwon, B. Kang, W. Kim, Y.-H. Kim, K. Cho, S. Jung, ACS Appl. Mater. Interfaces 2018, 10, 24055.
- M. Xiao, X. Ren, K. Ji, S. Chung, X. Shi, J. Han, Z. Yao, X. Tao, S. J. Zelewski, M. Nikolka, Y. Zhang, Z. Zhang, Z. Wang, N. Jay, I. Jacobs, W. Wu, H. Yu, Y. Abdul Samad, S. D. Stranks, B. Kang, K. Cho, J. Xie, H. Yan, S. Chen, H. Sirringhaus, *Sci. Adv.* 2023, *9*, eadg8659.
- S. Wang, J. Xu, W. Wang, G.-J. N. Wang, R. Rastak, F. Molina-Lopez, J. W. Chung,
 S. Niu, V. R. Feig, J. Lopez, T. Lei, S.-K. Kwon, Y. Kim, A. M. Foudeh, A. Ehrlich, A. Gasperini, Y. Yun, B. Murmann, J. B. H. Tok, Z. Bao, *Nature* 2018, 555, 83.
- [16] W. Kim, J. Kwon, Y. Lee, S. Baek, S. Jung, Adv. Mater. Technol. 2020, 5, 2000228.
- [17] W. Kim, J. Kwon, Y. Takeda, T. Sekine, S. Tokito, S. Jung, *Adv. Mater. Technol.* **2021**, *6*, 2100141.
- [18] V. Pecunia, M. Nikolka, A. Sou, I. Nasrallah, A. Y. Amin, I. McCulloch, H. Sirringhaus, Adv. Mater. 2017, 29, 1.
- [19] S. G. Higgins, T. Agostinelli, S. Markham, R. Whiteman, H. Sirringhaus, *Adv. Mater.* 2017, 29, 1.
- [20] C. Fenouillet-Beranger, P. Batude, L. Brunet, V. Mazzocchi, C.-M. V. Lu, F. Deprat, J. Micout, M.-P. Samson, B. Previtali, P. Besombes, N. Rambal, V. Lapras, F. Andrieu, O. Billoint, M. Brocard, S. Thuries, G. Cibrario, P. Acosta-Alba, B. Mathieu, S. Kerdiles, F. Nemouchi, C. Arvet, P. Besson, V. Loup, R. Gassilloud, X. Garros, C. Leroux, V. Beugin, C. Guerin, D. Benoit, L. Pasini, J.-M. Hartmann, M. Vinet, in 2016 *IEEE SOI-3D-Subthreshold Microelectron. Technol. Unified Conf.*, IEEE, 2016, pp. 1–3.
- [21] J. Franco, Z. Wu, G. Rzepa, A. Vandooren, H. Arimura, L. A. Ragnarsson, G. Hellings,S. Brus, D. Cott, V. De Heyn, G. Groeseneken, N. Horiguchi, J. Ryckaert, N. Collaert,

D. Linten, T. Grasser, B. Kaczer, in 2018 IEEE Int. Electron Devices Meet., IEEE, 2018, pp. 34.2.1-34.2.4.

- [22] W. Kim, J. Kwon, S. Jung, J. Flex. Print. Electron. 2023, 2, 199.
- [23] J. Kwon, Y. Takeda, R. Shiwaku, S. Tokito, K. Cho, S. Jung, *Nat. Commun.* 2019, 10, 54.
- [24] E. K. Lee, M. Y. Lee, C. H. Park, H. R. Lee, J. H. Oh, Adv. Mater. 2017, 29, 1703638.
- [25] T. Carey, A. Arbab, L. Anzi, H. Bristow, F. Hui, S. Bohm, G. Wyatt-Moon, A. Flewitt,A. Wadsworth, N. Gasparini, *Adv. Electron. Mater.* 2021, 7, 2100112.
- [26] E.-Y. Shin, E.-Y. Choi, Y.-Y. Noh, Org. Electron. 2017, 46, 14.
- [27] H. Yan, Z. Chen, Y. Zheng, C. Newman, J. R. Quinn, F. Dötz, M. Kastler, A. Facchetti, *Nature* 2009, 457, 679.
- [28] K.-J. Baeg, D. Khim, D.-Y. Kim, S.-W. Jung, J. B. Koo, I.-K. You, H. Yan, A. Facchetti, Y.-Y. Noh, J. Polym. Sci. Part B Polym. Phys. 2011, 49, 62.
- [29] K.-J. Baeg, S.-W. Jung, D. Khim, J. Kim, D.-Y. Kim, J. B. Koo, J. R. Quinn, A. Facchetti, I.-K. You, Y.-Y. Noh, *Org. Electron.* 2013, 14, 1407.
- [30] J. Lee, J. W. Chung, J. Jang, D. H. Kim, J.-I. Park, E. Lee, B.-L. Lee, J.-Y. Kim, J. Y. Jung, J. S. Park, B. Koo, Y. W. Jin, D. H. Kim, *Chem. Mater.* 2013, 25, 1927.
- [31] E. Stucchi, A. D. Scaccabarozzi, F. A. Viola, M. Caironi, J. Mater. Chem. C 2020, 8, 15331.
- [32] S. Baek, Y. Lee, J. Baek, J. Kwon, S. Kim, S. Lee, K.-P. Strunk, S. Stehlin, C. Melzer, S.-M. Park, H. Ko, S. Jung, ACS Nano 2021, acsnano.1c06695.
- [33] X. Zhang, H. Bronstein, A. J. Kronemeijer, J. Smith, Y. Kim, R. J. Kline, L. J. Richter,
 T. D. Anthopoulos, H. Sirringhaus, K. Song, M. Heeney, W. Zhang, I. McCulloch, D.
 M. DeLongchamp, *Nat. Commun.* 2013, *4*, 2238.
- [34] H. Chen, A. Wadsworth, C. Ma, A. Nanni, W. Zhang, M. Nikolka, A. M. T. Luci, L. M. A. Perdigão, K. J. Thorley, C. Cendra, B. Larson, G. Rumbles, T. D. Anthopoulos, A. Salleo, G. Costantini, H. Sirringhaus, I. McCulloch, *J. Am. Chem. Soc.* 2019, 141, 18806.
- [35] D. Liu, Z. Ding, Y. Wu, S. F. Liu, Y. Han, K. Zhao, *Macromolecules* 2022, 55, 297.
- [36] H. Minemawari, T. Yamada, H. Matsui, J. Tsutsumi, S. Haas, R. Chiba, R. Kumai, T. Hasegawa, *Nature* 2011, 475, 364.
- [37] Y.-H. Kim, B. Yoo, J. E. Anthony, S. K. Park, Adv. Mater. 2012, 24, 497.
- [38] M.-H. Lee, J. Kim, M. Kang, J. Kim, B. Kang, H. Hwang, K. Cho, D.-Y. Kim, ACS Appl. Mater. Interfaces 2017, 9, 2758.

- [39] R. Chen, X. Wang, X. Li, H. Wang, M. He, L. Yang, Q. Guo, S. Zhang, Y. Zhao, Y. Li,
 Y. Liu, D. Wei, *Sci. Adv.* 2021, 7, 1.
- [40] A. Liu, H. Zhu, Y. Reo, M.-G. Kim, H. Y. Chu, J. H. Lim, H.-J. Kim, W. Ning, S. Bai, Y.-Y. Noh, *Cell Reports Phys. Sci.* 2022, *3*, 100812.
- [41] H. Zhu, A. Liu, K. I. Shim, H. Jung, T. Zou, Y. Reo, H. Kim, J. W. Han, Y. Chen, H.
 Y. Chu, J. H. Lim, H.-J. Kim, S. Bai, Y.-Y. Noh, *Nat. Commun.* 2022, *13*, 1741.
- [42] W. Yang, G. Park, A. Liu, H. B. Lee, J. Kang, H. Zhu, Y. Noh, *Adv. Funct. Mater.* **2023**, *33*, DOI 10.1002/adfm.202303309.
- [43] P. H. Lau, K. Takei, C. Wang, Y. Ju, J. Kim, Z. Yu, T. Takahashi, G. Cho, A. Javey, *Nano Lett.* 2013, 13, 3864.
- [44] L. Xiang, H. Zhang, G. Dong, D. Zhong, J. Han, X. Liang, Z. Zhang, L.-M. Peng, Y. Hu, *Nat. Electron.* 2018, *1*, 237.
- [45] Y. Liang, M. Xiao, D. Wu, Y. Lin, L. Liu, J. He, G. Zhang, L.-M. Peng, Z. Zhang, ACS Nano 2020, 14, 8866.
- [46] L. Fan, Q. Wang, Q. Huang, W. Huang, D. Liu, S. Ma, M. Zhang, *IEEE Trans. Electron Devices* 2021, 68, 5879.
- [47] S. Parajuli, T. AM, H. Moon, S. Shrestha, H. Yang, J. Park, Y. Jung, J. Lee, G. Cho, *Mater. Today Adv.* 2023, 18, 100385.
- [48] K. Fukuda, Y. Yoshimura, T. Okamoto, Y. Takeda, D. Kumaki, Y. Katayama, S. Tokito, *Adv. Electron. Mater.* 2015, 1, 1500145.
- [49] Z. Lin, Y. Liu, U. Halim, M. Ding, Y. Liu, Y. Wang, C. Jia, P. Chen, X. Duan, C.
 Wang, F. Song, M. Li, C. Wan, Y. Huang, X. Duan, *Nature* 2018, 562, 254.
- [50] G. Liu, Z. Tian, Z. Yang, Z. Xue, M. Zhang, X. Hu, Y. Wang, Y. Yang, P. K. Chu, Y. Mei, L. Liao, W. Hu, Z. Di, *Nat. Electron.* 2022, *5*, 275.
- [51] T. Zou, H. Kim, S. Kim, A. Liu, M. Choi, H. Jung, H. Zhu, I. You, Y. Reo, W. Lee, *Adv. Mater.* 2023, 35, 2208934.
- [52] Y. A. Kwon, J. Kim, S. B. Jo, D. G. Roe, D. Rhee, Y. Song, B. Kang, D. Kim, J. Kim,
 D. W. Kim, M. S. Kang, J. Kang, J. H. Cho, *Nat. Electron.* 2023, 6, 443.
- [53] P. J. Diemer, Z. A. Lamport, Y. Mei, J. W. Ward, K. P. Goetz, W. Li, M. M. Payne, M. Guthold, J. E. Anthony, O. D. Jurchescu, *Appl. Phys. Lett.* 2015, *107*, DOI 10.1063/1.4930310.
- [54] A. Hamaguchi, T. Negishi, Y. Kimura, Y. Ikeda, K. Takimiya, S. Z. Bisri, Y. Iwasa, T. Shiro, *Adv. Mater.* 2015, 27, 6606.

- [55] Z. Zhou, Z. Zhang, Q. Wu, X. Ji, J. Wang, X. Zeng, S.-P. Feng, P. K. L. Chan, ACS Appl. Mater. Interfaces 2018, 10, 35395.
- [56] W. Deng, H. Lei, X. Zhang, F. Sheng, J. Shi, X. Zhang, X. Liu, S. Grigorian, X. Zhang,
 J. Jie, *Adv. Mater.* 2022, *34*, 2109818.
- [57] J. A. Lim, J. Kim, L. Qiu, W. H. Lee, H. S. Lee, D. Kwak, K. Cho, *Adv. Funct. Mater.* **2010**, 20, 3292.
- [58] J. Lee, D. H. Kim, J. Kim, B. Yoo, J. W. Chung, J. Park, B. Lee, J. Y. Jung, J. S. Park,
 B. Koo, *Adv. Mater.* 2013, 25, 5886.
- [59] D. Khim, H. Han, K. Baeg, J. Kim, S. Kwak, D. Kim, Y. Noh, *Adv. Mater.* 2013, 25, 4302.
- [60] Y. Takeda, Y. Yoshimura, Y. Kobayashi, D. Kumaki, K. Fukuda, S. Tokito, Org. Electron. 2013, 14, 3362.
- [61] A. Bilgaiyan, S.-I. Cho, M. Abiko, K. Watanabe, M. Mizukami, *Sci. Rep.* 2021, *11*, 11710.
- [62] K.-J. Baeg, D. Khim, J. Kim, D.-Y. Kim, S.-W. Sung, B.-D. Yang, Y.-Y. Noh, *IEEE Electron Device Lett.* 2013, 34, 126.
- [63] J. Kwon, S. Kyung, S. Yoon, J. Kim, S. Jung, Adv. Sci. 2016, 3, 1500439.
- [64] J. Kwon, Y. Takeda, K. Fukuda, K. Cho, S. Tokito, S. Jung, ACS Nano 2016, 10, 10324.
- [65] G. Casula, S. Lai, L. Matino, F. Santoro, A. Bonfiglio, P. Cosseddu, Adv. Electron. Mater. 2020, 6, 1901027.
- [66] H. Kwon, X. Tang, S. Kim, Z. Li, R. Wang, B. H. Park, C. Kim, S. Kim, J. Hong, K.
 Y. Ryu, H. H. Choi, T. K. An, J. Lee, S. H. Kim, *ACS Appl. Mater. Interfaces* 2022, 14, 23678.
- [67] Y. Takeda, K. Hayasaka, R. Shiwaku, K. Yokosawa, T. Shiba, M. Mamada, D. Kumaki, K. Fukuda, S. Tokito, *Sci. Rep.* 2016, *6*, 25714.
- [68] K. Hayasaka, H. Matsui, Y. Takeda, R. Shiwaku, Y. Tanaka, T. Shiba, D. Kumaki, S. Tokito, Adv. Electron. Mater. 2017, 3, 1700208.
- [69] J. Kwon, H. Matsui, W. Kim, S. Tokito, S. Jung, *IEEE Electron Device Lett.* 2019, 40, 1277.
- [70] W. Kim, S. Jung, *IEEE Electron Device Lett.* **2022**, *43*, 438.
- [71] J. Noh, Minhun Jung, Kyunghwan Jung, Gwangyong Lee, Joonseok Kim, Soyeon Lim, Daae Kim, Youngchul Choi, Yoonjin Kim, V. Subramanian, Gyoujin Cho, *IEEE Electron Device Lett.* 2011, *32*, 638.

- [72] H. Park, J. Sun, Y. Jung, J. Park, B. B. Maskey, K. Shrestha, G. R. Koirala, S. Parajuli,
 S. Shrestha, A. Chung, G. Cho, *Adv. Electron. Mater.* 2020, *6*, 2000770.
- [73] J. Sun, S. Parajuli, K. Shrestha, J. Park, S. Shrestha, Y. Jung, H. Park, G. R. Koirala, N. Nasir, S. Kim, Adv. Mater. Technol. 2022, 7, 2100969.
- [74] Y. Takeda, Y. Yoshimura, R. Shiwaku, K. Hayasaka, T. Sekine, T. Okamoto, H.
 Matsui, D. Kumaki, Y. Katayama, S. Tokito, *Adv. Electron. Mater.* 2018, *4*, 1700313.
- [75] Y. Takeda, T. Sekine, Y.-F. Wang, T. Okamoto, H. Matsui, D. Kumaki, S. Tokito, ACS Appl. Electron. Mater. 2020, 2, 763.
- [76] T. N. Ng, D. E. Schwartz, L. L. Lavery, G. L. Whiting, B. Russo, B. Krusor, J. Veres,
 P. Bröms, L. Herlogsson, N. Alam, O. Hagel, J. Nilsson, C. Karlsson, *Sci. Rep.* 2012, 2, 585.
- [77] D. E. Schwartz, T. N. Ng, *IEEE Electron Device Lett.* 2013, 34, 271.
- S. Mandal, G. Dell'Erba, A. Luzio, S. G. Bucella, A. Perinot, A. Calloni, G. Berti, G. Bussetti, L. Duò, A. Facchetti, Y.-Y. Noh, M. Caironi, *Org. Electron.* 2015, 20, 132.
- [79] J. Kwon, Y. Takeda, K. Fukuda, K. Cho, S. Tokito, S. Jung, *Adv. Electron. Mater.* **2016**, *2*, 1600046.
- [80] E. Stucchi, G. Dell'Erba, P. Colpani, Y. Kim, M. Caironi, Adv. Electron. Mater. 2018, 4, 1800340.
- [81] S. Conti, L. Pimpolari, G. Calabrese, R. Worsley, S. Majee, D. K. Polyushkin, M. Paur,
 S. Pace, D. H. Keum, F. Fabbri, G. Iannaccone, M. Macucci, C. Coletti, T. Mueller, C.
 Casiraghi, G. Fiori, *Nat. Commun.* 2020, *11*, 3566.
- [82] Y. Takeda, Y. Yoshimura, F. A. E. Bin Adib, D. Kumaki, K. Fukuda, S. Tokito, Jpn. J. Appl. Phys. 2015, 54, 04DK03.

Figures



Figure 1. Device characteristics of C₁₆IDT-BT-based printed TFTs. (a) Molecular structure of IDT-BT and schematic cross-section of printed transistor with top-gate bottom-contact configuration. (b) Microscopic image of the fabricated device (scale bar, 500 μ m). The dimensions of the device are *L* = 40 μ m and *W* = 1500 μ m. (c) AFM topology image of the printed transistors (scan size, 2 × 2 μ m; scale bar, 400 nm). (d) Extracted carrier mobilities and on/off ratio in the printed TFTs with different IDT-BT concentrations (3, 2.4, 2.1, 1.5, and 1.2 mg/ml). Error bars were calculated from 7 individual devices. (e) Output curve ($|I_D|$ vs. *V*_{DS}) and (f) transfer curves ($|I_D|$ vs. *V*_{GS}) of the optimized TFTs (2.4 mg/ml). (g) Square root of the drain current and gate-voltage dependence of saturation mobility of the printed device. (h) γ vs. 1000/T in saturation and linear regimes. (inset) Arrhenius plot low-field and field-effect mobility extracted from the saturation and linear regimes. Dynamic characteristics of the printed TFTs. (i) 100 cycles of *V*_{GS} and *I*_D with a period of 0.01. (j) Single cycle of *V*_{GS} and *I*_{DS} with a period of 0.01. (k) Frequency dependence of the normalized *I*_D as a function of frequency. Cut-off frequency is extracted from the frequency at which the normalized *I*_D decreases by -3 dB.

OSC [<i>M</i> w (kDa)]	Processing Method of OSC	Dielectric [d (nm)]	V _{GS} , V _{DS} (V)	Mobility (cm ² V ⁻¹ s ⁻¹)	<i>V</i> _{тн} (V)	I _{ON} /I _{off} (log ₁₀)	SS (V dec ⁻¹)	Ref.
IDT-BT [69]	Nozzle printing	CYTOP/Parylene (239)	-10	1.18	-3.07	>7	0.251	This work
IDT-BT	Inkjet printing	SiO ₂ (90)	-3.5, -1	0.0035	>1	-	-	[25]
IDT-BT	Inkjet printing	PS/Parylene (260)	-25	0.47	-3.7	~5	-	[26]
P(NDI12-T2)	Inkjet printing	PS/Parylene (260)	30	0.13	11.4	~4	-	[26]
P(NDI12-T2) [280]	Gravure printing	D2200 (1,000)	80, 60	0.1-0.65	30-35	5-7	4–6	[27]
P3HT	Inkjet printing	РММА (500)	-60	0.07-0.09	-20	~5	7.6	[28]
PC12TV12T	Inkjet printing	P(VDFTrFE)/PMMA (250)	-20	0.43	-3.1	~4	1.4	[29]
PHTBTz-C8 [14.2]	Inkjet printing	SiO ₂ (300)	-40	0.25	-	6-7	1.05	[30]
DPPT-TT [50–100]	Inkjet printing	PMMA/Parylene (180)	-10	0.11	10.3	~6	0.44	[31]
DPP-DTT [111]	Nozzle printing	Parylene (200)	-10	0.1	-1.07	~5	-	[32]
IDT-BT [36]	Spin coating	CYTOP (900)	-60	1	-25	3~4	-	[9]
IDT-BT	Spin coating	CYTOP (500)	-60	1.5	-3	~4	-	[10]
IDT-BT [316.8]	Spin coating	CYTOP (500)	-60	1-2	7.7		4.3	[11]
IDT-BT [80]	Spin coating	CYTOP (800)	-60	2	-15	~6	-	[33]
IDT-BT [58.3]	Spin coating	CYTOP (480)	-50	1.5	-	~6	-	[34]
IDT-BT [112]	Spin coating	SiO ₂ (300)	-60	1.15	-20.9	~6	-	[35]

Table 1. Comparison with the previous polymer-based TFTs.



а

С

140

120

100

40

20

0

300

d

0

the of measured devices the of measured devices the of measured devices the of measured devices the of measured devices Ó 2 6 8 4 10 *t* (10³ s) -2 **9** 1.1 0.8 5 devices at 10⁴ [37] **S**0.4 1.0 **1**0.9 0 0.0 20 30 40 50 60 70 Ò 10 120 180 270 365 0 3060 I_0 at 0 s I_0 at I_D peak RSD of μ_{sat} (%) t (day)

Figure 2. Array characteristics of C₁₆IDT-BT-based printed TFTs. (a) Photographs of flexible printed 16 × 16 TFT array (scale bar, 10 mm). (b) Transfer characteristics of the fabricated 256 TFTs. (c) Histograms of the 256 devices on channel length (*L*), channel width (*W*), saturation carrier mobility (μ sat), threshold voltage (VTH), and subthreshold swing (*SS*). (d) Number of measured devices vs. mobility's RSD compared to over 30 measured emerging material-based transistors (OSC, perovskite, CNT, and 2D). (e) Electrical stability of the devices after bias stress for 10,000 s (VGS = VDS = -10 V). (top) Representative data and (bottom) changing rate. (f) Long-term stability of the 14 measured devices on μ sat, VTH, and *SS*.



Figure 3. 3D characteristics of IDT-BT-based printed TFTs. (a) Cross-sectional schematic and (b) cross-sectional SEM image of 5-stacked IDT-BT TFTs (M1-10: metal layers, scale bar, 500 nm, Pt was sputtered on the top prior to the SEM measurement). (c) Microscopic image of the fabricated transistor (scale bar, 500 μ m). (d) Photograph of 15 × 10 3D printed TFT array (scale bar, 10 mm). (e) Transfer characteristics of the 3D TFTs with 5 floors. 80 devices (16 devices for each floor) were measured and plotted. (f) Extracted parameters of the fabricated devices on I_{ON} , μ_{sat} , and V_{TH} . Error bars were calculated from 16 devices for each floor.



Figure 4. 3D NAND digital logic circuit based on 3D IDT-BT printed TFTs. (a) Circuit diagram of a conventional pseudo-NAND gate and a proposed 3D pseudo-NAND gate. (b) Schematic cross-section of 3D NAND gate. (c) DC V_{OUT} - V_{IN} characteristics of a 3D NAND logic gate with input A and B. (Inset) Microscopic image of the fabricated 3D pseudo-NAND gate (scale bar, 500 μ m) and NAND gate symbol. (d) Histograms of the 36 devices on voltage gain (G_V) and switching voltage (V_{SW}) when sweeping inputs, A and B. (e) $G_{V,MAX}$ vs. V_{DD} of NAND gates by solution-processed OSCs. (f) V_{OUT} - V_{IN} characteristics of logic gates (NOT, buffer, and AND) by interconnecting 3D NANDs. (g) Transistor density trend of printed organic circuits fabricated by various printing techniques.