

# Investigation on Single and Split Output Gate Configurations Influence on the GaN-HEMTs Switching Behaviours

Lu, X., Videt, A., Idir, N., Marsic, V., Igic, P. & Faramehr, S  
Author post-print (accepted) deposited by Coventry University's Repository

**Original citation & hyperlink:**

Lu, X, Videt, A, Idir, N, Marsic, V, Igic, P & Faramehr, S 2023, Investigation on Single and Split Output Gate Configurations Influence on the GaN-HEMTs Switching Behaviours. in 2023 25th European Conference on Power Electronics and Applications, EPE 2023 ECCE Europe. IEEE, pp. 1-9, 25th European Conference on Power Electronics and Applications , Aalborg, Denmark, 4/09/23.

<https://doi.org/10.23919/epe23ecceurope58414.2023.10264283>

DOI 10.23919/epe23ecceurope58414.2023.10264283

ISBN 979-8-3503-1678-0

ESBN 978-9-0758-1541-2

Publisher: IEEE

**© 2023 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.**

Copyright © and Moral Rights are retained by the author(s) and/ or other copyright owners. A copy can be downloaded for personal non-commercial research or study, without prior permission or charge. This item cannot be reproduced or quoted extensively from without first obtaining permission in writing from the copyright holder(s). The content must not be changed in any way or sold commercially in any format or medium without the formal permission of the copyright holders.

This document is the author's post-print version, incorporating any revisions agreed during the peer-review process. Some differences between the published version and this version may remain and you are advised to consult the published version if you wish to cite from it.

# Investigation on Single and Split Output Gate Configurations Influence on the GaN-HEMTs Switching Behaviours

Xuyang Lu<sup>1,2</sup>, Arnaud Videt<sup>2</sup>, Nadir Idir<sup>2</sup>, Vlad Marsic<sup>1</sup>, Petar Igetic<sup>1</sup>, Soroush Faramehr<sup>1</sup>

<sup>1</sup> Coventry University, Centre for Clean Growth and Future Mobility (CGFM),  
CV1 2TL, Coventry, UK

<sup>2</sup> Univ. Lille, Arts et Metiers Institute of Technology, Centrale Lille, Junia  
ULR 2697 - L2EP Lille F-59000, Lille, France

E-Mail: xuyang.lu.etu@univ-lille.fr, arnaud.videt@univ-lille.fr, nadir.idir@univ-lille.fr,  
vlad.marsic@coventry.ac.uk, petar.igic@coventry.ac.uk, soroush.faramehr@coventry.ac.uk

## ACKNOWLEDGMENT

This work is co-funded by the institute of Centre for Clean Growth and Future Mobility of Coventry University and Lille Laboratory of Electrical Engineering and Power Electronics of University of Lille.

**Index Terms**—Gallium Nitride (GaN), HEMTs, Intelligent gate driver, Parasitic elements, Switching losses.

**Abstract**—This work investigates the power GaN-HEMTs switching behaviour differences resulted from usage of two gate driving configurations: single and split outputs. The analysis based on simulation and experimental results show that GaN-HEMTs could switch slower and cause higher switching losses when the split output configuration is used. This is because the output capacitance ( $C_{oss}$ ) of MOSFETs inside gate driver will be charged during the turn-on process of GaN-HEMTs, and this charging process can reduce the charging speed of input capacitance ( $C_{iss}$ ) of GaN-HEMTs. Moreover, the gate resistance and parasitic inductance are the main parameters selected for analysis, and their distribution can amplify this effect by increasing the impedance ratio of turn-on and turn-off loop. This research provides guiding suggestions for gate driver and high-efficiency GaN-HEMTs power module design.

## I. INTRODUCTION

Gallium nitride high-electron-mobility transistors (GaN-HEMTs) are attracting high interests in power electronics [1], [2]. As a result of the small relative permittivity of GaN material and the device dimension, the inter-electrode capacitance of power GaN-HEMTs can be low, giving rise to the fast switching speed and low switching losses, which is a desired property for




Fig. 1. Half-bridge (a) and false-turn-on principle (b)

high-frequency applications [3]. Therefore, the GaN-HEMTs are good candidates for high-power-density and high-efficiency power converters.

However, the fast switching speed and low power losses of GaN-HEMTs are not without a price, which coexists with the negative threshold voltage ( $V_{th}$ ) as the depletion-mode device [4]. Thanks to the p-GaN gate technology, the  $V_{th}$  of enhancement-mode GaN-HEMTs is elevated to around 1.5 V [5], [6], however, it is still low compared to the Silicon metal-oxide semiconductor field-effect transistors (Si-MOSFETs). Moreover, GaN-HEMTs suffer from  $V_{th}$  instability phenomena with voltage bias, and the  $V_{th}$  could be even lower after long  $V_{gs}$  bias time or during high  $V_{ds}$  bias [7]–[9]. Therefore, the device is easily to be turned on by the switching ringing [10]. For example, when GaN-HEMTs operating in the half-bridge circuit, the high-side ( $T_H$ ) and low-side device ( $T_L$ ) will turn on complementarily as shown in Fig. 1(a). When the  $T_L$  turns off, both of the drain to source capacitance ( $C_{ds}$ ) and gate to drain capacitance ( $C_{gd}$ ) will be charged by the load current. Among them the  $C_{gd}$  charging current  $I_{gd}$  is sunk by the on-state n-channel MOSFET (NMOS) in gate driver noted as  $I_{sink}$  or keeps charging gate to source capacitance ( $C_{gs}$ )




Fig. 2. Single output (a) and split output (b) gate configurations

forming  $I_{gs}$ , as shown in Fig. 1(b). However, the gate parasitic inductance ( $L_g$ ) can limit the  $I_{sink}$  rising speed, inducing voltage drop, which further resonates with the GaN-HEMTs input capacitance ( $C_{iss} = C_{gs} + C_{gd}$ ). This resonated switching ringing could make  $V_{gs}$  exceed  $V_{th}$ , leading to the false-turn-on of  $T_L$ . Just after a small dead time, the  $T_H$  is turned on, which can cause cross conduction of these two devices in half-bridge, resulting in high power losses or even device destruction. Moreover, applying negative gate sink voltage to prevent the false-turn-on is undesirable for GaN-HEMTs, as it increases the reverse on-state resistance, leading to higher reverse conduction losses [11].

The key to solving the false-turn-on and avoiding cross conduction in half-bridge is reducing the impedance of turn-off loop, for example, a smaller  $R_g^{off}$  can be applied as shown in Fig. 2(a). However, a Schottky diode has to be used to separate the turn-on and turn-off loop impedance, giving rise to around 0.2 V forward voltage drop ( $V_{Diode}$ ), which cannot be neglected when compared with the  $V_{th}$  (1.5 V) of GaN-HEMTs. Therefore, the split output gate driver is suggested to drive the GaN-HEMTs [12], [13], as depicted in Fig. 2(b), since the Schottky diode in turn-off loop is not required. Consequently, not only the  $V_{Diode}$  can be eliminated but also the gate circuitry can become more compact to reducing the  $L_g$ , which design is ideal for the high-efficiency integrated power module [14].

Many works have focused on the active gate driver technologies [13], [15], [16] or gate loop optimization for small  $L_g$  [14], [17] to improve drive efficiency and fully release the fast switching performance of wide-bandgap power devices. However, only a small amount of studies have concentrated on the impact of gate driver topologies on device switching performance [18]–[21], although it is of high interests for gate driver selection and GaN-based high-efficiency power module design. In this work, the driving performance of the single and split output gate driver and their corresponding circuitry for GaN-HEMTs are investigated. The results suggest that the turn-on commutation speed of GaN-HEMTs could be reduced by using the split output gate configuration




Fig. 3. Turn-on and turn-off (source and sink) loop of single (a) and split output (b) gate configurations for power GaN-HEMTs driving

compared to the single output configuration.

This paper is structured as follows: Section II illustrates the possibility and mechanism of the impact of different gate driver output topologies on the GaN-HEMTs switching behaviours by proposing the equivalent schematics. Afterward, the impact of gate loop resistance and parasitic inductance on this effect is analysed. In Section III, the SPICE simulation is applied to support the theoretical analysis and evaluate the switching losses caused by using different gate configurations. In Section IV, the double-pulse test (DPT) is implemented to verify the simulation results by modifying the commercial available gate driver output topologies. The conclusion is given in Section V.

## II. MECHANISM OF GATE CONFIGURATIONS ON GAN-HEMTs CHARGING PROCESS

It is voltage across  $C_{gs}$  ( $V_{gs}$ ) that turns on and off the GaN-HEMTs and the  $V_{gs}$  is sourced and sunk by gate drivers. This process is completed by switching on n-channel MOSFETs (NMOS) and p-channel MOSFETs (PMOS) complementarily in the gate driver as depicted in Fig. 3, where the source and sink loop are showed as solid arrow lines. During the turn-on transient of GaN-HEMTs, the PMOS in gate driver is turned on to allow gate voltage ( $V_g$ ) to charge the  $C_{gs}$ . At this stage,

the NMOS is in off-state, and its output capacitance ( $C_{\text{oss}} = C_{\text{ds}} + C_{\text{gd}}$ ) also get charged by the  $V_g$  as highlighted by the dashed red line in Fig. 3. Consequently, it provides a possibility that the charging process of  $C_{\text{oss}}$  in NMOS ( $C_{\text{oss}}^{\text{NMOS}}$ ) could slow down the sourcing speed of  $C_{\text{gs}}$  of GaN-HEMTs, as the charging current is shunted. Dually, the sinking speed of  $C_{\text{gs}}$  can also be reduced by the charging process of  $C_{\text{oss}}$  of PMOS ( $C_{\text{oss}}^{\text{PMOS}}$ ). Thus, the switching behaviour of GaN-HEMTs might be influenced.

The impact of the gate driver MOSFETs can be neglected when driving the Silicon (Si) or Silicon Carbide (SiC) power MOSFETs. Because the  $C_{\text{iss}}$  of these power MOSFETs can be up to several nano Farad [22], [23], which is far more larger than the  $C_{\text{oss}}$  of Si-MOSFETs in gate drivers [12]. However, the  $C_{\text{iss}}$  of power GaN-HEMTs ( $C_{\text{iss}}^{\text{GaN}}$ ) has been reduced noticeably, which can be close to the  $C_{\text{oss}}$  of gate driver MOSFETs as compared in Table I and II. To be noted that the Si-MOSFETs in Table II are selected based on their  $V_{\text{DS}}$  and  $I_{\text{D}}$  values that are in the same range as maximum supply voltage ( $V_{\text{DD}}$ ), sink ( $I_{\text{sink}}$ ) and source current ( $I_{\text{source}}$ ) of commercial gate drivers for GaN-HEMTs. The gate drivers supporting the previous mentioned GaN-HEMTs are given in Table III. To be noted, the  $I_{\text{D}}$  in Table II refers to continuous current, while the  $I_{\text{sink}}$  and  $I_{\text{source}}$  in Table III indicate pulsed current. Since the pulsed current is around 3 to 4 times higher than the continuous current, the Si-MOSFETs in Table II are in the same power range as the Si-MOSFETs in gate driver in Table III. Moreover, the  $C_{\text{oss}}^{\text{NMOS}}$  of LM5114 and 1EDN7511B gate driver are measured in Section III, aligning with the  $C_{\text{oss}}$  range presented in Table II. As shown in Table I and II, some  $C_{\text{oss}}$  of the low power MOSFETs are even larger than the  $C_{\text{iss}}^{\text{GaN}}$ . This aspect could influence the GaN-HEMTs switching behaviours and as it represents an important part, which will be expanded below.

#### A. Mechanism of driving performance difference from single and split output gate configurations

In fact, when GaN-HEMTs are driven by the single output gate configuration, and if the  $L_g$  is neglected, the equivalent circuit of turn-on loop can be considered as a simple RC circuit, shown in Fig. 4(a). The charging loop of  $C_{\text{oss}}^{\text{NMOS}}$  is omitted, since it gets charged very quickly, compared to the charging process of  $C_{\text{iss}}^{\text{GaN}}$ . By contrast, the split output gate configuration can be regarded as a two-stage cascade RC circuit as the  $R_g^{\text{off}}$  in turn-off loop is included as depicted in Fig. 4(b). In this cascade topology, the  $C_{\text{iss}}^{\text{GaN}}$  and  $C_{\text{oss}}^{\text{NMOS}}$  will be charged to  $V_g$  simultaneously, interacting with each

TABLE I  
 $C_{\text{iss}}$  OF COMMERCIAL POWER GAN-HEMTs

Devices	Model	$V_{\text{DS}}$ (V) / $I_{\text{D}}$ (A)	$C_{\text{iss}}$ (pF)
GaN-HEMTs	GS66502B	650 / 7.5	60
	GS66504B	650 / 15	120
	GS66508B/T	650 / 30	240
	IGLR60R340D1	600 / 8	87.7
	IGLR60R260D1	600 / 10	110
	IGO60R070D1	600 / 30	380
	SGT120R65AL	650 / 15	125
SGT65R65AL	650 / 25	286	

\* Data in this table is from the manufacturer datasheet.

\*\*  $C_{\text{iss}}$  is measured when  $V_{\text{DS}}$  is 400 V and  $V_{\text{GS}}$  is 0 V.

TABLE II  
 $C_{\text{oss}}$  OF COMMERCIAL LOW POWER SI-MOSFETs

Devices	Model	$V_{\text{DS}}$ (V) / $I_{\text{D}}$ (A)	$C_{\text{oss}}$ (pF)
N-Chanel Si-MOSFETs	Si1050X	8 / 1.34	190
	CSD13381F4	12 / 2.1	47
	CSD13201W10	12 / 1.6	245
P-Chanel Si-MOSFETs	PMXB40UNE	12 / 3.2	107
	Si1499DH	-8 / -1.6	220
	RZF020P01	-12 / -2	75
	CSD13201W10	-12 / -1.6	73
	DMP1200UFR4	-12 / -2	131

\* Data in this table is from the manufacturer datasheet.

\*\*  $C_{\text{oss}}$  is measured under half of rated  $V_{\text{DS}}$  voltage and 0 V of  $V_{\text{GS}}$ .

TABLE III  
COMMERCIAL LOW-SIDE GATE DRIVERS FOR POWER  
GAN-HEMTs

Model	Max. $V_{\text{DD}}$ (V)	$I_{\text{sink}}$ (A) / $I_{\text{source}}$ (A)	Output
LM5114	12.6	7.6 / 1.3	Split
UCC27511	18	8 / 4	Split
UCC27512	18	8 / 4	Single
1EDN7511B	10	8 / 4	Split
1EDN7512B	10	8 / 4	Single

\* Data in this table is from the manufacturer datasheet.

other during the charging process. Hence, the charging process of  $C_{\text{iss}}^{\text{GaN}}$  can be influenced by the  $C_{\text{oss}}^{\text{NMOS}}$  value and this mechanism can be illustrated by simulation. For simplification, linear capacitances are adopted as  $C_{\text{oss}}^{\text{NMOS}}$ , and the parasitic inductance  $L_g$  is neglected. A single pulse voltage source  $V_g$  with 2 ns of rise time ( $t_r^g$ ) is used as the output voltage of gate driver in the simulation. The rise time value is based on the power GaN-HEMTs gate driver [24]. The value of  $C_{\text{oss}}^{\text{NMOS}}$  sweeps from 0 to 240 pF in step of 60 pF and these values




Fig. 4. Equivalent circuit of GaN-HEMTs charging process using single output (a) and split output (b) gate configurations

TABLE IV

SIMULATION PARAMETERS OF INVESTIGATING  $C_{oss}^{NMOS}$

$R_g^{on} = 20 \Omega$	$R_g^{off} = 2 \Omega$	$C_{iss}^{GaN} = 60 \text{ pF}$	$V_g = 6 \text{ V}$	$L_g = 0 \text{ H}$
------------------------	------------------------	---------------------------------	---------------------	---------------------

are in the same range of the  $C_{oss}^{NMOS}$  in commercial gate drivers. Other simulation parameters are listed in Table IV. The charging voltage of  $C_{iss}^{GaN}$  in these two different configurations ( $V_{single}$  and  $V_{split}$ ) is shown in Fig. 5(a). The rise time of  $V_{split}$  is increased by  $C_{oss}^{NMOS}$  increasing, while the rise time of  $V_{single}$  remains constant. To quantify this differentiation, the rise time of  $V_{single}$  and  $V_{split}$  from 0 to 3.6 V (63% of  $V_g$ ) is respectively defined as  $t_r^{single}$  and  $t_r^{split}$ . Afterward, the relative change rate of  $t_r^{single}$  and  $t_r^{split}$  ( $\Delta t_r^{spt-sgl}$ ) can be calculated:

$$\Delta t_r^{spt-sgl} = \frac{t_r^{split} - t_r^{single}}{t_r^{single}} \times 100\% \quad (1)$$

the  $\Delta t_r^{spt-sgl}$  under different  $C_{oss}^{NMOS}$  is displayed in Fig. 5(b), which shows that the rising speed of  $V_{split}$  is slower than the  $V_{single}$  and this difference becomes prominent with the  $C_{oss}^{NMOS}$  increasing. The reason is that the impedance of  $C_{oss}^{NMOS}$  charging loop ( $R_g^{on}$ ,  $R_g^{off}$  and  $C_{oss}^{NMOS}$ ) becomes lower with  $C_{oss}^{NMOS}$  increasing, which shunts more current from the  $C_{iss}^{GaN}$  charging loop ( $R_g^{on}$ ,  $C_{iss}^{GaN}$ ), causing slowly  $V_{split}$  increasing.

Therefore, the  $\Delta t_r^{spt-sgl}$  can become large with  $R_g^{off}$  decreasing or  $R_g^{on}$  increasing as well. This can be supported by sweeping the  $R_g^{on}$  and  $R_g^{off}$  respectively in Fig. 4. The results are displayed in Fig. 6, where 120 pF of  $C_{oss}^{NMOS}$  is selected and other parameters keep the same as shown in Table IV. For conciseness, the impact of  $C_{oss}^{NMOS}$  in split output gate configuration on  $C_{iss}^{GaN}$  charging process will be defined as split output gate configuration (SPOGC) effect further in this study. This effect can be quantified by  $\Delta t_r^{spt-sgl}$  and the larger  $\Delta t_r^{spt-sgl}$  the more notable SPOGC effect.

### B. Impact of $L_g$ and its distribution on SPOGC effect

The gate loop parasitic inductance  $L_g$  could also influence the SPOGC effect, as the impedance of  $C_{iss}^{GaN}$




Fig. 5. Simulation charging waveforms (a) and  $\Delta t_r^{spt-sgl}$  (b) of  $C_{iss}^{GaN}$  in single and split output configurations with various  $C_{oss}^{NMOS}$




Fig. 6. Relative change rate of rise time (a) with different  $R_g^{on}$  at  $R_g^{off} = 2 \Omega$  and (b) different  $R_g^{off}$  at  $R_g^{on} = 20 \Omega$

charging loop (turn-on loop) and  $C_{oss}^{NMOS}$  charging loop (turn-off loop) is also related to the  $L_g$  distribution. It should be noted that the lumped  $L_g$  in Fig. 4 can not affect the SPOGC effect significantly, as it will not change the impedance ratio of turn-on to turn-off loop notably. This is evaluated by sweeping  $L_g$  from 0 nH to 20 nH in Fig. 4 with  $C_{oss}^{NMOS} = 120 \text{ pF}$  and another parameters are the same as Table IV. The simulation result of  $\Delta t_r^{spt-sgl}$  is shown in Fig. 7 and the small change of  $\Delta t_r^{spt-sgl}$  can be neglected.

The actual  $L_g$  in gate circuitry is not lumped but unevenly distributed in turn-on and turn-off loop [14]. Thus, the impact of distributed  $L_g$  on SPOGC effect should be discussed and the cascade RC circuit is employed to evaluate this effect as shown in Fig. 8,




Fig. 7. Simulation result of  $\Delta t_r^{\text{spt-sgl}}$  with lumped  $L_g$  increasing from 0 nH to 20 nH




Fig. 8. Equivalent charging circuit of split output gate configuration considering distributed  $L_g$

while the equivalent charging circuit of single output topology remains unchanged as shown in Fig. 4(a). The  $L_g^{\text{off}}$  sweeps from 2 nH to 10 nH in step of 2 nH and other simulation parameters are listed in Table V. As the simulation results shown in Fig. 9(b), the  $\Delta t_r^{\text{spt-sgl}}$  decreases with  $L_g^{\text{off}}$  increasing due to the increased impedance in turn-off loop, which is similar to the results after increasing the  $R_g^{\text{off}}$  as shown in Fig. 6(b). But the impact of  $L_g^{\text{off}}$  on SPOGC effect is more complicated, because fluctuations exist in  $V_{\text{split}}$  waveforms when considering the  $L_g$  as shown in Fig. 9(a). In fact, the impact of  $L_g$  on SPOGC effect is highly related to the  $R_g^{\text{on}}$  and  $t_r^g$ , as these two parameter changes rising speed (equivalent frequency) of  $V_{\text{iss}}^{\text{GaN}}$  signal. And the inductive reactance of  $L_g$  is large with fast signal. Dually, the capacitance reactance of  $C_{\text{oss}}^{\text{NMOS}}$  is small in fast charging process. Moreover, the  $C_{\text{iss}}^{\text{GaN}}$  and  $C_{\text{oss}}^{\text{NMOS}}$  are non-linear capacitance and there exist mutual inductive coupling between the gate and power loop, so the impact of  $L_g$  on SPOGC effect in different circuits can be different. But in short, the SPOGC effect becomes pronounced with the impedance ratio of turn-on to turn-off loop increasing.

### III. SPOGC EFFECT ON GAN-HEMTS SWITCHING BEHAVIOURS AND LOSSES IN HALF-BRIDGE SWITCHING SIMULATION

It is of practical significance to investigate the impact of SPOGC effect on GaN-HEMTs switching behaviours considering the proper  $L_g$  distribution and non-linear

TABLE V  
SIMULATION PARAMETERS OF INVESTIGATING  $L_g$  DISTRIBUTION

$R_g^{\text{on}} = 20 \Omega$	$R_g^{\text{off}} = 2 \Omega$	$C_{\text{iss}}^{\text{GaN}} = 60 \text{ pF}$	$C_{\text{oss}}^{\text{NMOS}} = 120 \text{ pF}$
$L_g^{\text{on}} = 5 \text{ nH}$	$t_r^g = 2 \text{ ns}$	$V_g = 6 \text{ V}$	




Fig. 9. Simulation charging waveforms (a) and  $\Delta t_r^{\text{spt-sgl}}$  (b) of  $C_{\text{iss}}^{\text{GaN}}$  in single and split output configurations with various  $L_g^{\text{off}}$

$C_{\text{iss}}^{\text{GaN}}$  and  $C_{\text{oss}}^{\text{NMOS}}$ . Thus, a half-bridge based switching simulation is implemented and the schematic is shown in Fig. 10, where the low-side GaN-HEMT is driven by the customized gate driver model and the high-side device is an ideal freewheeling diode ( $D_f$ ). Only the turn-on process is investigated, since the phenomenon in turn-off is repetitive. The GS66502B SPICE model from GaN Systems is used as the power transistors in this half-bridge. The gate driver model is implemented via ideal switches in parallel with capacitors, performing as the  $C_{\text{oss}}^{\text{NMOS}}$  and  $C_{\text{oss}}^{\text{PMOS}}$ , and the whole ensemble acts as a push-pull gate driver. The reason for adopting ideal switches instead of MOSFET models is advantage to be able to adjust  $C_{\text{oss}}$  value of the gate driver MOSFETs. To obtain the non-linear  $C_{\text{oss}}$  of MOSFETs inside the gate driver, the  $C_{\text{oss}}^{\text{NMOS}}$  of LM5114 are measured using impedance analyzer E4990A. Afterward, the measured  $C-V$  characteristics are modelled and imported to simulation, as shown in Fig. 11. The value of  $C_{\text{oss}}^{\text{PMOS}}$  is set to 60 pF, although it will not influence the charging process of  $C_{\text{iss}}^{\text{GaN}}$ . In addition, the simulation result from single output topology is compared and the non-linear  $C_{\text{oss}}$  of Schottky diode ( $C_{\text{oss}}^{\text{SD}}$ ) is measured and modelled by the same method as  $C_{\text{oss}}^{\text{NMOS}}$  of LM5114. At turn-on transient, the  $C_{\text{oss}}^{\text{SD}}$  can allow the rising edge of gate driver output voltage flow through the  $R_g^{\text{off}}$  branch due to the smaller impedance compared to the  $R_g^{\text{on}}$  branch, accelerating the charging speed of  $C_{\text{iss}}^{\text{GaN}}$ . However, the Schottky diode is not required in the split output configuration, which means the impedance of turn-off loop in split output configuration is higher




Fig. 10. Customized single (a) and split output (b) gate configurations and half-bridge schematics




Fig. 11. Measurement and modelling results of  $C_{oss}^{NMOS}$  in LM5114 gate driver

than the single output configuration (for rising edge) with same  $L_g^{off}$  and  $R_g^{off}$ . Hence, the  $C_{oss}$  of Schottky diode can accelerate the  $C_{iss}^{GaN}$  charging speed in single output configuration, amplifying the difference caused by SPOGC effect. Other parameters are displayed in Table VI and these parameters consider the real gate circuitry, where the value of  $L_g$  is normally less than 10 nH [17], [25] and it can be as low as 2 nH in multi-layer PCB GaN-based power module using the split output gate configuration [14]. The simulation switching waveforms of GaN-HEMTs driven by single and split output gate configurations are depicted in Fig. 12. As analysed in section II, the  $V_{gs}$  rise speed is decreased

TABLE VI  
SIMULATION PARAMETERS OF HALF-BRIDGE SWITCHING

$R_g^{on} = 20 \Omega$	$R_g^{off} = 2 \Omega$	$L_g^{on} = 6 \text{ nH}$	$L_g^{off} = 6 \text{ nH}$
$V_{DC} = 100 \text{ V}$	$t_r^g = 2 \text{ ns}$	$V_g = 6 \text{ V}$	$L_{load} = 40 \text{ uH}$




Fig. 12. Turn-on simulation waveforms of split and single output gate configurations in half-bridge

due to the SPOGC effect. Moreover, the  $I_d$  rising stage is dependent on the  $V_{gs}$  rising time from  $V_{th}$  to Miller plateau voltage ( $V_{pl}$ ). As shown, the  $I_d$  commutation transient in the split output gate configuration is extended due to the slow  $V_{gs}$  waveform, which can increase the device switching losses. Considering the unknown actual parasitic inductance distribution in gate loop and power loop and their mutual inductive coupling, it is necessary to evaluate the SPOGC effect in experiment.

#### IV. EXPERIMENT VALIDATION

To verify the SPOGC effect and affected switching behaviours, the double-pulse test (DPT) is implemented, adopting the same schematic in Fig. 10. Two GS66502B GaN-HEMTs are used as the freewheeling diode and the device under test (DUT) respectively. However, there is a challenge to choose the single and split output gate drivers with same output characteristics. For example, the  $C_{oss}$  of MOSFETs, the pull-down and pull-up resistance from different commercial gate drivers are various. These parameters could influence the source and sink behaviours of the gate driver. More importantly, the pins distribution of the single and split output gate drivers package are not matching, making challenging to drive the GaN-HEMTs under same  $L_g$  when using these two different gate configurations. To solve this problem, the source and sink pins of split output gate driver in this




Fig. 13. Measured turn-on switching waveforms result of  $R_g^{\text{on}} = 200 \Omega$  with  $R_g^{\text{off}} = 2 \Omega$

study are connected together to replace the single output gate driver. For the single output gate circuitry, only a Schottky diode is required to be added as shown in Fig. 3. In this way, all parameters' values of the single and split output gate drivers and the  $L_g$  in these two gate circuitries can be as close as possible. To evaluate the width of shoot-through current spike ( $I_{\text{peak}}$ ) of the NMOS and PMOS in the modified single output gate driver and avoid device breakdown, a current limiting resistor is necessary to be connected to the source and sink pins before implementing the test. The result shows that the maximum  $I_{\text{peak}}$  is 2.6 A for 30 ns when  $V_g$  is 6 V, which is below the breakdown condition of gate driver given in the datasheet.

The 1-GHz oscilloscope MSO58B is used to record the measured switching waveforms. A 1-GHz passive probe TPP1000 is used to measure the  $V_{gs}$ . A 200-MHz differential probe THDP0200 and a 120-MHz Hall-effect current probe TCP0030A are used to measure  $V_{ds}$  and  $I_d$ , respectively. To be noted, the DUT is biased for 5 minutes under the DC voltage ( $V_{DC}$ ) at off-state before starting the test to avoid the influence of trapping effect on switching transients [8], [26], [27]. 100 V of  $V_{DC}$  is adopted for the DPT to avoid the common-source inductance induced  $V_{gs}$  switching ringing in single output configuration, because the gate driver LM5114 is not used in a recommended way (source and sink pins are connected together) and the Kelvin connection is not available in GS66502B device. In addition, the  $C_{iss}^{\text{GaN}}$  of GS66502B when  $V_{ds}$  is 100 V and 400 V are the same [28], [29], so 100 V of  $V_{DC}$  is enough to evaluate




Fig. 14. Measured turn-on switching waveforms result of  $R_g^{\text{on}} = 50 \Omega$  and  $R_g^{\text{on}} = 20 \Omega$  with  $R_g^{\text{off}} = 2 \Omega$

the SPOGC effect when the GaN-HEMT operating in rated voltage. A  $200 \Omega$   $R_g^{\text{on}}$  is firstly used to evaluate the SPOGC effect. The turn-on switching waveforms are illustrated in Fig. 13. The  $V_{gs}$  rising time of the GaN-HEMT driven by the split output is reduced notably when compared to the single output configurations, especially in the initial rising stage. Correspondingly, the  $V_{ds}$  and  $I_d$  are slowed and delayed as the previous simulation results. The experiment results from different  $R_g^{\text{on}}$  are shown in Fig. 14.

The relative change of turn-on switching energy  $E_{\text{on}}$  of these two gate configurations can be used to outline the impact of SPOGC effect on device switching behaviours:

$$E_{\text{on}} = \int_{t_1}^{t_2} V_{ds}(t) I_d(t) dt \quad (2)$$

$$\text{Relative Change} = \frac{E_{\text{on}}^{\text{split}} - E_{\text{on}}^{\text{single}}}{E_{\text{on}}^{\text{single}}} \times 100\% \quad (3)$$

where the  $t_1$  and  $t_2$  are the time when  $I_d$  and  $V_{ds}$  are at 10% of maximum value respectively. When  $R_g^{\text{on}} = 200 \Omega$ , the SPOGC effect can cause about 22% more  $E_{\text{on}}$ . When  $R_g^{\text{on}}$  is  $50 \Omega$ , the SPOGC effect is less preminent compared with the large  $R_g^{\text{on}}$ , causing about 14% more  $E_{\text{on}}$ . When  $R_g^{\text{on}}$  is  $20 \Omega$ , similar results are recorded, however, in a low scale, causing only around 4% difference. These results support the analysis conclusion that SPOGC effect is pronounced with the impedance ratio of turn-on to turn-off loop increasing.

However, the measured SPOGC effect when  $R_g^{\text{on}} = 20 \Omega$  is less pronounced than that in simulation as shown



in Fig. 12. This difference could be explained by a number of factors:

- 1) The  $t_r^g$  of the output voltage from LM5114 gate driver is around 10 ns, which is larger than the 2 ns in simulation. Large  $t_r^g$  means that the equivalent frequency of turn-on signal is low. So, the impedance of  $C_{iss}^{GaN}$  and  $C_{oss}^{NMOS}$  charging loop is more determined by resistance instead of reactance. Hence, the reactance of  $C_{oss}^{NMOS}$  becomes higher in large  $t_r^g$ , leading to lower impedance ratio of  $C_{iss}^{GaN}$  to  $C_{oss}^{NMOS}$  charging loop and weak SPOGC effect.
- 2) The common-source inductance  $L_{cs}$ , power loop parasitic inductance  $L_d$ , and the distribution of  $L_g$  inside the turn-on and turn-off loop and their magnetic coupling are not considered in this study's simulation. And they might eliminate the SPOGC effect.
- 3) The  $V_{ds}$  and  $I_d$  switching waveforms are respectively measured by the 200-MHz and 120-MHz probes, providing a cut-off filter for the high-frequency signals. This is why much smaller  $R_g^{on}$  is not used in the experiment.

In support with the above functioning observations, a different gate driver 1EDN7551B [30] is used in the same experimental setup as used for LM5114, which shows the similar result.

## V. CONCLUSION

In this work, the driving performance of the single and split output gate configurations for the GaN-HEMTs is investigated via simulation and experimentation. Since the low value of  $C_{iss}$  encountered on the power GaN-HEMTs technology, the  $C_{oss}^{NMOS}$  and  $C_{oss}^{PMOS}$  in the split output gate configurations could influence the switching behaviour of the GaN-HEMTs, this could lead to higher switching losses, defining the SPOGC effect outlined by this study. As analysed, the impedance ratio of turn-on to turn-off loop in split output configuration mainly determines the SPOGC effect. Small  $R_g^{on}$  contributed to eliminate the SPOGC effect, which is basically adopted by application engineers. However, small  $t_r^g$  (less than 2 ns) gate driver is expected for GaN-HEMTs driving in high-frequency application [24]. In this condition, the impact of gate parasitics inductance on SPOGC effect can be more pronounced. Hence, the SPOGC effect deserved to be noted in high-frequency application. On the other hand, MOSFETs with small  $C_{oss}$  are recommended to choose to eliminate the SPOGC effect when designing the split output gate driver for power GaN-HEMTs.

## REFERENCES

- [1] S. Faramehr, B. R. Thomas, N. Janković, J. E. Evans, M. P. Elwin, and P. Igić, "Analysis of GaN MagFETs compatible with RF power technology," in *2018 41st International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)*, 2018, pp. 0050–0053.
- [2] P. Igić, O. Kryvchenkova, S. Faramehr, S. Batcup, and N. Janković, "High sensitivity magnetic sensors compatible with bulk silicon and SOI IC technology," in *2017 IEEE 30th International Conference on Microelectronics (MIEL)*, 2017, pp. 55–59.
- [3] R. Zhang, Q. Song, Q. Li, and Y. Zhang, "Overvoltage Robustness of p-Gate GaN HEMTs in High Frequency Switching up to Megahertz," *IEEE Transactions on Power Electronics*, pp. 1–10, 2023.
- [4] S. Faramehr, K. Kalna, and P. Igić, "Modeling of 2DEG and 2DHG in i-GaN capped AlGaIn/GaN HEMTs," in *2014 29th International Conference on Microelectronics Proceedings - MIEL 2014*, 2014, pp. 81–84.
- [5] I. Hwang, J. Kim, H. S. Choi, H. Choi, J. Lee, K. Y. Kim, J.-B. Park, J. C. Lee, J. Ha, J. Oh, J. Shin, and U.-I. Chung, "p-GaN Gate HEMTs With Tungsten Gate Metal for High Threshold Voltage and Low Gate Current," *IEEE Electron Device Letters*, vol. 34, no. 2, pp. 202–204, 2013.
- [6] S. Kaneko, M. Kuroda, M. Yanagihara, A. Ikoshi, H. Okita, T. Morita, K. Tanaka, M. Hikita, Y. Uemoto, S. Takahashi, and T. Ueda, "Current-collapse-free operations up to 850 V by GaN-GIT utilizing hole injection from drain," in *2015 IEEE 27th International Symposium on Power Semiconductor Devices IC's (ISPSD)*, 2015, pp. 41–44.
- [7] L. Sayadi, G. Iannaccone, S. Sicre, O. Häberlen, and G. Curatola, "Threshold Voltage Instability in p-GaN Gate AlGaIn/GaN HFETs," *IEEE Transactions on Electron Devices*, vol. 65, no. 6, pp. 2454–2460, 2018.
- [8] X. Lu, A. Videt, K. Li, S. Faramehr, P. Igić, and N. Idir, "Influence of Current Collapse due to  $V_{ds}$  Bias Effect on GaN-HEMTs  $I_d - V_{ds}$  Characteristics in Saturation Region," in *2022 24th European Conference on Power Electronics and Applications (EPE'22 ECCE Europe)*, 2022, pp. P.1–P.9.
- [9] M. Nuo, J. Wei, M. Wang, J. Yang, Y. Wu, Y. Hao, and B. Shen, "Gate/Drain Coupled Barrier Lowering Effect and Negative Threshold Voltage Shift in Schottky-Type p-GaN Gate HEMT," *IEEE Transactions on Electron Devices*, vol. 69, no. 7, pp. 3630–3635, 2022.
- [10] A. Videt, K. Li, N. Idir, P. Evans, and M. Johnson, "Analysis of GaN Converter Circuit Stability Influenced by Current Collapse Effect," in *2020 IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2020, pp. 2570–2576.
- [11] S. Yang, S. Han, K. Sheng, and K. J. Chen, "Dynamic On-Resistance in GaN Power Devices: Mechanisms, Characterizations, and Modeling," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 7, no. 3, pp. 1425–1439, 2019.
- [12] *LM5114 Datasheet*, Texas Instruments, Jan. 2012, rev. 2015. [Online]. Available: <https://www.ti.com/document-viewer/lm5114/datasheet>

- [13] W. J. Zhang, J. Yu, W. T. Cui, Y. Leng, J. Liang, Y.-T. Hsieh, H.-H. Tsai, Y.-Z. Juang, W.-K. Yeh, and W. T. Ng, "A Smart Gate Driver IC for GaN Power HEMTs With Dynamic Ringing Suppression," *IEEE Transactions on Power Electronics*, vol. 36, no. 12, pp. 14 119–14 132, 2021.
- [14] B. Li, X. Yang, K. Wang, H. Zhu, L. Wang, and W. Chen, "A Compact Double-Sided Cooling 650V/30A GaN Power Module With Low Parasitic Parameters," *IEEE Transactions on Power Electronics*, vol. 37, no. 1, pp. 426–439, 2022.
- [15] Z. Zhang, J. Dix, F. F. Wang, B. J. Blalock, D. Costinett, and L. M. Tolbert, "Intelligent Gate Drive for Fast Switching and Crosstalk Suppression of SiC Devices," *IEEE Transactions on Power Electronics*, vol. 32, no. 12, pp. 9319–9332, 2017.
- [16] H. C. P. Dymond, J. Wang, D. Liu, J. J. O. Dalton, N. McNeill, D. Pamunuwa, S. J. Hollis, and B. H. Stark, "A 6.7-GHz Active Gate Driver for GaN FETs to Combat Overshoot, Ringing, and EMI," *IEEE Transactions on Power Electronics*, vol. 33, no. 1, pp. 581–594, 2018.
- [17] J. Chen, X. Du, Q. Luo, X. Zhang, P. Sun, and L. Zhou, "A Review of Switching Oscillations of Wide Bandgap Semiconductor Devices," *IEEE Transactions on Power Electronics*, vol. 35, no. 12, pp. 13 182–13 199, 2020.
- [18] Y.-C. Niu, Y.-T. Huang, C.-L. Chen, and Y.-M. Chen, "Design Considerations of the Gate Drive Circuit for GaN HEMT Devices," in *2018 Asian Conference on Energy, Power and Transportation Electrification (ACEPT)*, 2018, pp. 1–6.
- [19] N. Hari, T. Long, and E. Shelton, "Investigation of gate drive strategies for high voltage GaN HEMTs," *Energy Procedia*, vol. 117, pp. 1152–1159, 2017.
- [20] *IGBT and SiC Gate Driver Fundamentals*, Texas Instruments, Jan. 2019, rev. 2021. [Online]. Available: <https://www.ti.com/lit/eb/slyy169/slyy169.pdf>
- [21] *How to drive GaN Enhancement mode HEMT*, Texas Instruments, 2016, rev. 2016. [Online]. Available: [https://www.mouser.com/pdfDocs/343654\\_GaNSystems\\_GN001\\_How\\_To\\_drive\\_GaN\\_EHEMT\\_Rev\\_20160426.pdf](https://www.mouser.com/pdfDocs/343654_GaNSystems_GN001_How_To_drive_GaN_EHEMT_Rev_20160426.pdf)
- [22] P. Ralston, T. H. Duong, N. Yang, D. W. Berning, C. Hood, A. R. Hefner, and K. Meehan, "High-Voltage capacitance measurement system for SiC power MOSFETs," in *2009 IEEE Energy Conversion Congress and Exposition*, 2009, pp. 1472–1479.
- [23] K. Li, A. Videt, and N. Idir, "Characterization Method of SiC-JFET Interelectrode Capacitances in Linear Region," *IEEE Transactions on Power Electronics*, vol. 31, no. 2, pp. 1528–1540, 2016.
- [24] *NCP51820 Datasheet*, Texas Instruments, Mar. 2022, rev. 6. [Online]. Available: <https://www.onsemi.com/download/data-sheet/pdf/ncp51820-d.pdf>
- [25] L. Lu, G. Liu, and K. Bai, "Critical transient processes of enhancement-mode GaN HEMTs in high-efficiency and high-reliability applications," *CES Transactions on Electrical Machines and Systems*, vol. 1, no. 3, pp. 283–291, 2017.
- [26] K. Li, A. Videt, N. Idir, P. Evans, and M. Johnson, "Experimental Investigation of GaN Transistor Current Collapse on Power Converter Efficiency for Electrical Vehicles," in *2019 IEEE Vehicle Power and Propulsion Conference (VPPC)*, 2019, pp. 1–6.
- [27] H. Xu, J. Wei, R. Xie, Z. Zheng, J. He, and K. J. Chen, "Incorporating the Dynamic Threshold Voltage Into the SPICE Model of Schottky-Type p-GaN Gate Power HEMTs," *IEEE Transactions on Power Electronics*, vol. 36, no. 5, pp. 5904–5914, 2021.
- [28] *GS66502B Datasheet REV180420*, GaNsystems, 2018, rev. 2018. [Online]. Available: <https://gansystems.com/wp-content/uploads/2018/04/GS66502B-DS-Rev-180420.pdf>
- [29] L. Efthymiou, K. Murukesan, G. Longobardi, F. Udrea, A. Shibib, and K. Terrill, "Understanding the Threshold Voltage Instability During OFF-State Stress in p-GaN HEMTs," *IEEE Electron Device Letters*, vol. 40, no. 8, pp. 1253–1256, 2019.
- [30] *1EDN751x Datasheet*, Infineon, Jan. 2022, rev. 2.3. [Online]. Available: [https://www.infineon.com/dgdl/Infineon-1EDN751x\\_1EDN851x-DataSheet-v02\\_03-EN.pdf?fileId=5546d462576f34750157e176df0b3ca7](https://www.infineon.com/dgdl/Infineon-1EDN751x_1EDN851x-DataSheet-v02_03-EN.pdf?fileId=5546d462576f34750157e176df0b3ca7)