Universal non-polar switching in carbon-doped transition metal oxides (TMOs) and post TMOs

Special Collection: Materials Challenges for Nonvolatile Memory

C. A. Paz de Araujo [0]; Jolanta Celinska; Chris R. McWilliams; Lucian Shifren; Greg Yeric [22] [6]; X. M. Henry Huang; Saurabh Vinayak Suryavanshi [0]; Glen Rosendale; Valeri Afanas'ev; Eduardo C. Marino; Dushyant Madhav Narayan; Daniel S. Dessau



APL Mater 10, 040904 (2022)


https://doi.org/10.1063/5.0073513





CrossMark

25 July 2023 19:39:50





Universal non-polar switching in carbon-doped transition metal oxides (TMOs) and post TMOs

Cite as: APL Mater. 10, 040904 (2022); doi: 10.1063/5.0073513 Submitted: 30 September 2021 • Accepted: 7 April 2022 •







Published Online: 27 April 2022

C. A. Paz de Araujo,^{1,2} D Jolanta Celinska,² Chris R. McWilliams,² Lucian Shifren,³ Greg Yeric,^{3,a)} D X. M. Henry Huang,³ Saurabh Vinayak Suryavanshi³ D Glen Rosendale,³ Valeri Afanas'ev,⁴ Eduardo C. Marino,⁵ Dushyant Madhav Narayan,⁶ and Daniel S. Dessau⁶

AFFILIATIONS

- ¹ University of Colorado, Colorado Springs, Colorado 80918, USA
- ²Symetrix Corporation, Colorado Springs, Colorado 80919, USA
- ³Cerfe Labs, Austin, Texas 78737, USA
- ⁴Katholieke Universiteit Leuven, 3000 Leuven, Belgium
- ⁵Federal University of Rio de Janeiro, Rio de Janeiro 21941-901, Brazil
- Center for Experiments on Quantum Materials & Department of Physics, University of Colorado, Boulder, Colorado 80309, USA

Note: This paper is part of the Special Topic on Materials Challenges for Nonvolatile Memory.

^{a)}Author to whom correspondence should be addressed: greg.yeric@cerfelabs.com

ABSTRACT

Transition metal oxides (TMOs) and post-TMOs (PTMOs), when doped with carbon, show non-volatile current-voltage characteristics, which are both universal and repeatable. We have shown spectroscopic evidence of the introduction of carbon-based impurity states inside the existing larger bandgap effectively creating a smaller bandgap, which we suggest could be a Mott–Hubbard-like correlation effects. Our findings indicate new insights for yet to be understood unipolar and nonpolar resistive switching in the TMOs and PTMOs. We have shown that device switching is not thermal-energy dependent and have developed an electronic-dominated switching model that allows for the extreme temperature operation (from 1.5 to 423 K) and state retention up to 673 K for a 1 h bake. Importantly, we have optimized the technology in an industrial process and demonstrated integrated 1-transistor/1-resistor arrays up to 1 kbit with 47 nm devices on 300 mm wafers for advanced node CMOS-compatible correlated electron random access memory. These devices are shown to operate with 2 ns write pulses and retain the memory states up to 200 °C for 24 h. The collection of attributes shown, including scalability to state-of-the-art dimensions, non-volatile operation to extreme low and high temperatures, fast write, and reduced stochasticity as compared to filamentary memories, such as resistive random-access memories, shows the potential for a highly capable two-terminal back-end-of-line non-volatile memory.

© 2022 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/). https://doi.org/10.1063/5.0073513

I. INTRODUCTION

For well over a decade, metal-insulator transition (MIT) research has sought to implement resistive switching in a variety of ways. Such efforts have led to ionic and vacancy reactions, which are generally accompanied by the electrochemical formation of filaments that act as the main switching mechanisms in transition metal oxide (TMO)-based resistive random-access memories (ReRAMs) and conductive bridge random-access memories (CBRAMs).

In this work, we report results in which carbon doping of TMOs and post-TMOs causes a creation of new impurity states that we


suggest are responsible for the non-polar switching seen in our devices. We propose that the resulting universality of the current-voltage (I–V) characteristics is akin to the classic current electron density-driven MIT,³ which is a dramatic departure from ReRAMs and CBRAMs sometimes made with similar oxides. We identify these devices as correlated electron random access memory (CeRAM), reflecting the correlated electrons (Ce) that are suggested to participate in the electronic switching.^{4,5} We will show experimental data that indicate a distinct difference between MIT switching in TMOs and post-TMOs (PTMOs) with and without carbon and argue we have identified the key difference in transport that

occurs in the high resistance state (HRS). Building on our previous work^{4,5} and new experimental data, we show a new understanding of the band structure in our devices.

We have shown a much wider temperature range of operation from 1.5 to 423 K, which is very unique for non-volatile memory devices. We also discuss replication of similar behavior in multiple other materials including HfO₂, Bi₂O₃, YrTiO₃, and PbNiO₃, therefore indicating the universality of the underlying phenomenon. Our control of the device characteristics by controlling carbon allows us to further engineer the device for the ultimate application. Toward that end, we integrate our devices in a standard CMOS process on 300 mm wafers and make sub-50 nm CeRAM devices, which can operate with 2 ns wide pulses for both SET and RESET.

II. CeRAM CHARACTERISTICS

Correlated electron random access memory (CeRAM) is a device realized by a metal-insulator-metal capacitor (MIM) where carbon-doped metal oxide is sandwiched between two metal electrodes as shown in Fig. 1(a). Our fabrication is accomplished on 4 in. wafers with spin-on deposition of carbon-doped NiO (unless stated otherwise) and a picture of a final wafer is shown in Fig. 1(b). The metal electrodes used in this study are platinum, and we have also






FIG. 1. (a) Schematic of a CeRAM capacitor with metal–insulator–metal structure. (b) 4 in. carbon-doped NiO wafer with micron-size CeRAM structures (5 \times 5 μm^2 devices). (c) The I–V characteristics of two different samples are shown: CeRAM when NiO is doped with carbon (black) is compared with ReRAM when NiO does not have carbon doping (red).

seen similar behavior with iridium electrodes. We later use physical vapor deposition (PVD) for metal oxide deposition on 300 mm wafers for the industrial fabrication process discussed in Sec. IV. Unless otherwise stated, each measurement is performed on a new virgin device to make sure the device under test is not damaged from the previous test.

The typical I-V characteristics of CeRAMs are shown in Fig. 1(c) as the black curves. Each CeRAM curve is obtained by performing an increasing DC voltage sweep starting from 0 V with a dwell time of 4.5 ms per data point. Note that, unlike other resistive memory, we use voltage as the input and read current as the output. All operations are performed in the direction of increasing voltage magnitude. The initial conduction (virgin state) is indicative of a metal-like phase (low resistance) that is "born-on," and there is no forming required. The low resistance state (LRS) of the virgin device switches to a semi-insulating high resistance state (HRS) around V_{reset} [RESET operation, defined in Fig. 1(c)]. If V_{reset} is not applied, the non-volatile metal-like state does not change. Once transitioned to a high resistance state, the CeRAM stays in a nonvolatile state and only changes to metal-like state when V_{set} [SET operation, defined in Fig. 1(c)] is applied. The change from semiinsulating to the metal-like state is drastic and we apply an external current compliance to avoid device burn-out. The relatively constant current plateau from V_{reset} to V_{set} represents the reference semiinsulating phase of CeRAM. The SET and RESET sweeps are done alternatingly as shown by black lines in Fig. 1(c) and represent one complete write cycle.

The programming window ($|V_{reset} - V_{set}|$) is wide enough to allow each write operation securely. It is important to note that, without carbon, we do not see CeRAM behavior, and as shown with the red solid line in Fig. 1(c), the device without any carbon doping is insulating until a breakdown or forming event occurs at higher voltage. Such characteristics are commonly observed in filamentary memory, such as ReRAMs, where the initial operation is at a low current and requires high switching voltage [$V_{forming}$ as defined in Fig. 1(c)]. We note that the SET operation of CeRAM is different from ReRAM forming in terms of the magnitude of switching voltage (V_{set} vs $V_{forming}$) and leakage current. We further expand on the differences at the end of Secs. II and III.

A. Non-polar switching

When the voltage is reversed in polarity, a similar I–V signature is repeated in a perfectly symmetric manner. Both CeRAM SET and RESET are non-polar, as switching can be induced in either the positive or negative I–V quadrants, independent of the previous SET or RESET operation. Figure 2 shows RESET and SETs with both positive and negative polarities. This is significantly different than the unipolar switching that is commonly observed and discussed in ReRAM literature, 6 where both SET and RESET happen in single (either Q1 or Q3) quadrant but not in different quadrants as shown in Fig. 2.

B. Critical voltage and current density

Figure 3(a) shows a one-transistor one-resistor (1T1R) bitcell. The gate voltage (V_g) of the transistor controls the maximum current flowing through the transistor and, therefore, acts as a current compliance for the CeRAM device.




FIG. 2. A non-polar switching in CeRAM. (a) Q1 RESET is followed by Q1 SET. (b) Q3 RESET is followed by Q3 SET. (c) Q1 RESET is followed by Q3 SET. (d) Q3 RESET is followed by Q1 SET.

The transistor is used to artificially limit the current in RESET and SET operation. In Fig. 3(b), we first test the transistor without any CeRAM in series to test the maximum current that the transistor can carry at $V_g=0.9\ V$ and $V_g=0.95\ V$. The transistor only current–voltage curves are shown as dashed lines for reference. During the RESET for the solid blue curve, we artificially limit the current by applying $V_g=0.9\ V$ to the gate of the transistor in series with CeRAM [Fig. 3(b)], and as a result, the CeRAM device does not RESET. In the case of the solid orange curve, we increase the transistor gate voltage to 0.95 V and can switch the CeRAM device. This indicates that, if sufficient current is not supplied, the CeRAM device will not RESET.

In Fig. 3(c), we see a similar need for a sufficient current during the SET operation. If we reduce the transistor gate voltage below 0.75 V, the CeRAM device does not undergo a SET operation. It is worth noting that depending on the compliance current during successful SET operations, the CeRAM device gets programmed in a new resistance state. For each successful SET, we show the resulting RESET operation in Fig. 3(d). Corresponding operations are color-matched: for example, the orange curve (with $V_g=0.95~V$) in Fig. 3(c) is immediately followed by the orange curve (with $V_g=0.95~V$) in Fig. 3(d). As the compliance (SET) current in

Fig. 3(c) is reduced, we notice that the RESET current in Fig. 3(d) is also reduced proportionally. This capability can be exploited to increase logical bit density and can also be used in analog neuromorphic computing.⁷

For V_g of 0.75 and 0.7 V, the transistor does not supply enough SET current and as a result the device remains in high resistance state. Note that, in Figs. 3(c) and 3(d), the SET and RESET voltages remain constant and do not change with the switching current. As long as both the critical voltage and critical current are met, the CeRAM device will undergo switching. We expect this property to manifest as strong immunity to radiation, which is a critical problem for applications in space, military, and nuclear application.

C. Cryogenic operation and metallic behavior

Figure 4(a) shows the non-polar (Q1 and Q3) CeRAM operation down to 1.5 K. We extract the RESET power during the operation and plot it as a function of temperature in Fig. 4(b). The RESET power of CeRAM reduces with ambient temperature and is lowest for 1.5 K. If the switching were thermally driven, the lower temperature would need higher input power to switch. In contrast, we see that the switching in CeRAM requires lower power as we




FIG. 3. (a) Schematic diagram of a 1T1R circuit used to operate CeRAM devices. (b) Current characteristics of the selector transistor alone (dashed lines) and the select transistor in series with the CeRAM cell (solid lines). With $V_g = 0.9 \text{ V}$, the compliance current is set at 2 mA, which increases to 5 mA on increasing V_g to 0.95 V. Since the CeRAM RESET current for these devices is higher than 2 mA, it only resets when the transistor gate voltage is 0.95 V and the compliance current is 5 mA. (c) SET I–V characteristics vs applied voltage for various gate voltage of the access transistor. (d) Resulting RESET curves (post set) are shown by matching color.

reduce the ambient temperature and show that thermal energy plays an insignificant role in CeRAM operation.

Figure 4(c) shows the resistance state of the virgin devices as a function of the temperature, measured at a very low voltage to avoid self-heating or other effects. The increase in resistance as a function

of temperature indicates metallic behavior that is not expected in insulating oxides. The weak metallic behavior of the virgin ON state helps us to define band structure of the carbon doped TMOs discussed later. Note that each plot has been taken on a virgin device to avoid additional noise from device-to-device variation.




FIG. 4. Cryogenic operation of CeRAM. (a) We show non-polar switching in Q1 and Q3 at 1.5 K. The lowest temperature is the limit of our test set up and is not a fundamental device limit. (b) The extracted reset power as a function of temperature for Q1 and Q3. (c) The resistance of the virgin device (before switching) as a function of temperature indicating weak metallic conduction.

D. High temperature operation and retention

We further test the CeRAM at high temperature extremes, and Fig. 5(a) shows the non-polar operation at 423 K. This temperature is limited by our test set up and is not a fundamental limit of the devices. In addition to the operation, we also bake CeRAM devices after programming for 1 h at various temperatures up to 673 K. As shown in Fig. 5(b), the resistance of the devices does not change indicating strong non-volatile nature of CeRAM switching. The state retention at 673 K coupled with a wide operation range from 1.5 to 423 K shows unique nature of the CeRAM switching mechanism and hints at the possibility of a non-thermal switching mechanism unlike the filamentary ReRAM and CBRAM devices, which show strong temperature dependence and are dependent on physical movements of atoms or vacancies.




FIG. 5. High temperature operations of CeRAM. (a) Device operation at 150 °C (423 K). The highest operation temperature is a limit of our test setup and not a fundamental device limit. (b) Devices set in ON and OFF states and baked at increasing temperature for 1 h. The devices are cooled and measured at room temperature. Both states show no significant change in the resistance indicating strong non-volatile nature of CeRAM.

III. CARBON DOPING

Figure 6 shows the I–V curves for different carbon-doped oxides represented by unique colors for NiO, PbNiO₃, HfO₂, YTiO₃, and Bi₂O₃. This set of materials exhibiting CeRAM behavior includes TMOs and post-TMOs. The targeted carbon doping in these materials is 1%. However, measuring carbon concentration in the deposited films at such low carbon percentage is very difficult due to low atomic mass. We are actively investigating to accurately quantify the carbon doping in these films.

The solid lines are the initial sweep that shows the CeRAM devices starting in a low resistance metal-like state followed by RESET to a high resistance state. A subsequent sweep in the high resistance state shown by dashed lines, which terminate with a compliance current-limited SET operation back into a low resistance state. The similarities of these curves across this set of materials display the universality of the effect of carbon doping. As discussed in Fig. 1, without the carbon doping none of the oxides will switch without first electro-forming. The different levels of current and voltage in different materials is beyond the scope of this Perspective but suggest the switching current and voltages across the material systems depends on the metal ion and carbon interaction.

It is important to note that the effect of carbon doping is not binary, and, in fact, Fig. 7 shows the gradual effect of the level of carbon doping in NiO. There is likely a threshold carbon doping to activate the switching mechanism and a further increase in doping can be used to tune the CeRAM switching characteristics. Specifically, as shown in Fig. 7, an increase in the carbon doping reduces the operating voltage (SET and RESET) but increases the current in the semi-insulating state. We expect that the ability to tune




FIG. 6. Examples of universal switching I–V (reset and set) in TMOs and post-TMO. The switching curves shown here are for NiO, PbNiO₃, HfO₂, Bi2O₃, and YTiO₃. The bold lines represent the RESET curves, while the dashed lines represent the SET curves.




FIG. 7. The I–V plots for NiO doped at low carbon and high carbon levels (5 \times 5 μ m²). The solid lines represent metallic to insulating transition and the dotted line represent insulator to metallic transition.

such trade-offs will be extremely useful for engineering CeRAM for different applications. $^{\!4}$

Purposely adding carbon to TMOs and post-TMOs is not typical in the semiconductor industry. One example is the use of high-K HfO₂ as gate oxides, ⁸ where carbon is known to cause increased leakage, and therefore, efforts are typically directed at eliminating it. ⁹ In our case, as shown previously (Fig. 7), carbon doping is identified with an increase in the conduction of the semi-insulating

phase. Such semi-insulating behavior is essential for a proper operation of the CeRAM cell, in order to prevent hard breakdown by electro-forming seen in ReRAM or CBRAM.

To further understand the effect of the carbon doping, we devised the experiment in Fig. 8. In Fig. 8(a), we deposit a 90 nm thick carbon doped NiO CeRAM, and in Fig. 8(b), we add an additional 10 nm undoped NiO between two sections of 30 and 60 nm carbon doped NiO. In Fig. 8(a), we observe the expected virgin bornon behavior of CeRAM, and the device operation is as expected. However, the device with the undoped NiO inserted layer is virgin born-off due to large resistance from the undoped NiO layer, as shown in the first measurement (voltage) sweep. When a large voltage (4.5 V) is applied in this first sweep, the undoped layer breaks down and the device characteristics are similar to CeRAM in subsequent sweeps. We postulate the undoped NiO undergoes a filament formation (like ReRAM and CBRAM) at high voltage, becomes electrically conducting, and shorts the doped regions on either of its side. Once formed, the undoped region seems to play no active role in the device operation.

Any oxide with sufficiently large electric field will undergo filament formation and eventual breakdown. In fact, if proper care is not taken during device fabrication and measurements, it is possible the CeRAM might undergo filament formation. We show this behavior in YTiO₃ devices fabricated on the same wafer. Although most of the devices show the expected CeRAM behavior shown in Fig. 9(a), we observe few devices shown in Fig. 9(b) with different I–V characteristics. Both types of virgin devices show bornon behavior, but in Fig. 9(b), a higher current and voltage are needed to switch the device that then experiences a deeper reset (to lower current) than experienced in Fig. 9(a). These devices shown in Fig. 9(b), allow forming and standard ReRAM behavior. The excess current is most likely due to charge buildup at the interface, which is specific in our case to YTiO₃ and could be process or defect driven. This suggests that the CeRAM state can be




FIG. 8. (a) Successive device measurement (voltage) sweeps of capacitor made of 30 nm carbon-doped NiO directly followed by 60 nm of carbon-doped NiO. (b) Corresponding successive device measurement of a capacitor made of 30 nm carbon-doped NiO, 10 nm NiO followed by 60 nm of carbon-doped NiO. The inset shows a schematic of the device structure used in the measurements.

25 July 2023 19:39:50






FIG. 9. YTiOx, both doped with C. (a) Functioning CeRAM device and (b) hard breakdown into ReRAM. The labels represent the sweep order.

broken and does differ from ReRAM filamentary devices, even if this difference is subtle.

Another point to notice from Fig. 9 is that CeRAM devices exhibit larger leakage current, which we argue is due to different leakage mechanisms in CeRAM vs ReRAM. The high resistance state in ReRAM is from a truly insulative material, but in the CeRAM, the state shows a semi-insulating behavior. Similar results have been presented elsewhere, 6,10 which also suggest that the high resistance state is not truly insulative but instead shows increased conduction likely from a lower bandgap.

A. Photoconductivity spectroscopy of NiO

To determine the critical energy parameters of the electronic band structure of the carbon-doped NiO films, we employed photoconductivity spectroscopy. The results of these measurements are illustrated in Fig. 10 that shows photocurrent yield (i.e., photocurrent normalized to the incident photon flux) collected in the visible–UV and near IR–visible part of the spectra in Figs. 10(a) and 10(b), respectively.

The UV spectra were collected in the transient photocurrent $\mathrm{mode^{11}}$ in the $\mathrm{Si/SiO_2/NiO}$ capacitor [structure and the voltage biases are shown in Fig. 10(a)] and reveal the lowest photoconductivity threshold at 4.0 eV, which is consistent with the earlier reported values for thin NiO films deposited by sputtering 12 (or by chemical vapor deposition 13). This observation suggests that the "host" matrix corresponds to the stoichiometric NiO.

There is an additional density of electron states "stretching" over ≈ 0.1 eV into the NiO gap. This observation is corroborated by the near-IR spectra [Fig. 10(b)] that reveal additional spectral threshold of photoconductivity at significantly lower energy than that of the NiO. The photocurrent spectral curves collected using different low pass filters (Si and 780 nm) consistently yield the photoconductivity energy onset of 0.96 eV if fitted using an

indirect gap model as illustrated in Fig. 10(b). We suggest that this onset would likely correspond to the excitation of gap states introduced by carbon doping. Put together, we argue that the carbon doping introduces an additional set of states inside the original 4.0 eV gap, with the Fermi level inside this new manifold of states

In the spectral range close to the Si substrate bandgap width (1.12 eV at 300 K), no normalization to the incident photon flux is applied because of strong change in the transparency of the Si crystal. The latter causes a peak-like structure near hv = 1.1 eV.

B. Band structure of undoped and doped NiO

We reconcile our observations so far and propose the band structures for undoped and doped NiO in Fig. 11. The addition of carbon causes back donation to the metal-ion, which is assumed to be responsible for the hybridization of orbitals that results in the states creating the small bandgap. 14 Based upon other evidence that the doping of NiO introduces holes, 15 we argue that the new states are induced by carbon and live 0.96 eV above the valence band maximum (VBM). For "born-on" CeRAM, the Fermi energy lies within these created states and, thus, shows the weak metallic behavior seen in Fig. 4(c).

The bandwidth of these new in-gap states is likely to be relatively narrow, 16 coming from the overlap of the doped carbon states, which on average are far apart compared to the transition metal or O atoms, but much closer than the impurities in a typical doped semiconductor that has much lower doping levels. Due to the narrow band, these states are susceptible to strong correlation effects 17 (W \sim <U, where U is an on-site Coulomb energy). Once in this regime, the system is likely to be unstable to small perturbations of either U or W, which may occur during the switching operation, though the precise details of how that occurs remain a subject of our research.




FIG. 10. (a) Photoconductivity yield spectra in UV spectral range as measured on Si/SiO₂/NiO structure (shown in the inset) under different negative bias voltages (from -1 to -10 V) applied to the top NiO electrode. The photocurrent onset at ≈ 3.2 eV corresponds to the bandgap of the "host" NiO matrix. (b) Near-IR photocurrent spectra of the same sample measured using several low-pass optical filters (silicon and 780 nm glass filters). The spectra shown as the (photo current) $^{1/2}$ vs photon energy allow determination of a 0.96 eV wide indirect gap by linear fit of the near-threshold region as shown by the dashed line.

While 0.96 eV gap is small compared to the bandgap of the host material, it is still very large compared to thermal energies (25 meV at room temperature) so none of the doped states in the new band should be thermally excited. This implies that the conduction of the material will be dominated by the new states inside the original bandgap. This contrasts strongly with the case of a typical doped semiconductor where the impurity levels are near the valence or conduction bands and transport is dominated by thermally excited carriers (electrons or holes) into these bands. The carbon-doped metal oxides are instead similar to many doped Mott




FIG. 11. Band structure of (a) an undoped TMO and (b) a carbon doped TMO in ON state. The doped state has a narrow width "W" and should experience correlation effects.


insulators (for example, the cuprate high temperature superconductors) where the transport is much more exotic (e.g., having "bad metal" conductivity) and is dominated by the new states deep inside the gap. Such a "bad metal" behavior may be observed in our materials as well, as shown in Fig. 4(c).


NiO is also a known Mott material. ¹⁸ The possibility of a Mottlike transition in the near-surface region at the positive electrode and NiO was first suggested by Inoue *et al.* ¹⁹ In unipolar ReRAM devices, filaments are observed to grow gradually, shortening the distance between the anode and cathode (the cathode migrates to the anode electrode). High fields at the end of a filament could generate enough local electron density to cause a Mott-like transition as suggested in Ref. 19. Forming-free unipolar devices, such as those in Ref. 6, could simply be due to carbon contamination during fabrication, which is not farfetched given the difficulty in detecting carbon at low levels. For CeRAM, we stabilize the system with purposeful carbon doping and make effort to keep it in the background matrix.

In typical undoped NiO, the wide bandgap creates a highly resistive insulator that requires electroforming and filament formation resulting in ReRAM. The semi-insulating state of our doped compound is a different system that switches prior to the breakdown voltage of the undoped compound (as discussed in Fig. 1).

IV. INTEGRATION RESULTS

To demonstrate scalability to and compatibility with advanced CMOS process nodes, CeRAM devices were fabricated to sub-50 nm dimensions using CMOS-compatible integration on 300 mm wafers. The integrated process includes a 65 nm technology node transistor at the front end, with CeRAM devices integrated into the back end of the line (BEOL) metal interconnects, as shown in Fig. 12(a). Figure 12(b) shows a top view of an array of CeRAM devices, where the test chip includes arrays of devices with varying dimensions. Two transmission electron microscope (TEM) cross sections of 93 and 47 nm CeRAM are shown in Figs. 12(c) and 12(d), respectively.








FIG. 12. (a) Schematic drawing of CeRAM memory in series with logic transistor (1T1R bitcell) embedded in BEOL, (b) top-down SEM of array after pilar etch, (c) cross-sectional TEM showing critical device dimension (CD) of ~93 nm, and (d) ~47 nm devices.

25 July 2023 19:39:50

The DC I–V curves for 93 nm devices in a 1T1R configuration are shown in Fig. 13. The smaller size of the devices compared to our large devices presented in Secs. II and III is reflected in lower switching currents (10 s of μ A vs mA). Note that the switching voltages are slightly larger, which is due to voltage dropped across the series transistor, which was not optimized for these CeRAM devices.




FIG. 13. I–V curves (SET and RESET) for 93 nm devices demonstrate born-on cycling with compliance currents of 40 and 100 μ A.

The actual CeRAM switching voltages are expected to be the same as the large devices shown in Secs. II and III.

We use the series transistor to enable two distinct compliance currents of 40 and 100 μ A. In both cases, after the compliance is achieved the devices are set in the ON state with corresponding different resistance. Note that the OFF conductance remains unchanged and indicates that the compliance current does not affect the film (such as forming a filament or altering a filament) and carrier transport is not trap limited. V_{set} and V_{reset} remain the same irrespective of the compliance. We also maintain a large memory window of >100× in these sub-100 nm devices.

ON currents shown in Fig. 14 measured from multiple groups of devices with pillar sizes from 47 to 154 nm show area scaling of current. These currents are measured before switching and in the born-on virgin state. The constant current density indicates bulk conduction and conclusively shows an absence of filamentary conduction in the virgin state. Filamentary conduction typically manifests as current (not the current density) remaining constant with the area. In addition, the constant current density indicates that, when the devices are scaled to smaller devices, the power and current do scale proportional to area.

Figure 15(a) shows a typical pulsing operation of CeRAM device used in commercial applications. The transistor gate voltage is turned on for a "pre-charge time" before the switching voltage is applied to the CeRAM. Figure 15(b) shows the median SET and RESET switching voltage for five sub-100 nm CeRAM devices. The switching voltage does not change with the pre-charge time or the switching pulse width (2 vs 5 ns). Based on these data and others in process, we argue that (a) the achievable switching speed is well




FIG. 14. Box plot of initial currents measured with different pillar sizes (47, 78, 93, and 154 nm) and pitch (200 and 300 nm). CeRAM ON current shows area scaling. The white line indicates the median of the data, and the blue boxes on either side represent the 25th and 75th percentile of the data. If some devices are far beyond the 25th to 75th percentile, they are represented as dots. The increase in variation at smaller CD is due to integration window controls and not inherent to CeRAM.

below 2 ns and (b) the switching is not energy or power driven. In filamentary devices, such as ReRAM, the switching voltages drastically increase as the write pulse widths are reduced.²⁰

In Fig. 16, we show that the read current for the ON as well as OFF state shows almost no change as we heat the CeRAM devices up to 473 K (up to 24 h), which is expected from our measurements on large devices and is a distinguishing trait of CeRAM—minimal degradation with temperature (and also consistent with Ref. 6).

We use the pulse write method to program direct-wired 66-bit arrays and row-column addressable 1 kbit arrays, which have one access transistor for each cell. Figures 17(a) and 17(b) show three operations on 66 bit and 1 kbit array, respectively. The first operation RESETs all devices, and the read current is shown in red in Fig. 17. The red color represents the low READ current and indicates a successful RESET. The second operation SETs all devices, and the READ current after SET is shown in green in Fig. 17. The green color represents high current and indicates a successful SET. The minimum difference between the low resistance state and the high resistance state for a successful operation is 10×. The final operation performs RESET on alternate devices, and the resulting pattern looks like a checkerboard (alternate green and red squares). We can see that the 66-bit array show 100% percent functionality, while the 1 kbit array shows 90% functionality. We further investigate 66-bit array by cycling it 1000 times. The cumulative READ currents for all 66 bits are shown in Fig. 17(c) at intervals of 1, 10, 100, and 1000 cycles. For the first measurement of CeRAM technology, it is encouraging to see that 70% of the devices are relatively stable through 1000 cycles.




FIG. 15. (a) The schematic to explain the switching pulse configuration to mimic commercial applications. The transistor gate is turned ON to pre-charge the interconnect and the device is switched on after a delay by application of the switching voltage to 1T1R. (b) Device read current at 0.3 V after successful switching (SET and RESET) is plotted for different precharge pulse widths comparing 2 ns and 5 ns switching pulses.




FIG. 16. Data retention measured at 358–473 K for the ON state (100 μ A compliance current SET) and OFF state showed minimal degradation over 24 h. Each data point includes 30 devices. The error bars for data points not shown are smaller than the symbols.




FIG. 17. (a) 100% functional 66-bit mini-arrays after three operations and (b) 90% functional 1 kb arrays after three operations. The red color indicates low read current in high resistance state, whereas the green color indicates high read current in the low resistance state. (c) 66-bit arrays of 65 nm (drawn dimension) devices were cycled, up to 1000 times. ~70% of the devices successfully cycled.

V. CONCLUSION

A novel resistive switching device, CeRAM, that can be used in a variety of applications has been described. Carbon doping induces metal-like states universally across TMOs and post-TMOs and leads to better technological control of the device operation, which eliminates the randomness of other resistive memories caused by stochastic filamentary behavior. Further underscoring a universal effect, we have demonstrated CeRAM behavior with multiple electrode materials and with multiple deposition techniques (spinon and PVD). An experimental explanation for the effect of carbon doping is evidenced by the photoconductivity results supporting the formation of a narrow band above the valence band that we hypothesize to Mott–Hubbard-like correlations. Based on our experiments and model, we propose that the metal–insulator transitions in multiple carbon doped metal oxides shown here are true electronic

transitions that could possibly be explained by the Mott–Hubbard approach.

The CeRAM device switching controlled by external current compliance allows setting variable resistance levels, which may be used to enable analog neuromorphic computing and to extend memory density, or as an additional adjustment for CMOS process variability. We have also shown that CeRAM devices can operate at extreme temperatures from 1.5 to 423 K and show state retention up to 673 K for 1 h bake. We have shown 47 nm diameter devices integrated with CMOS transistors on 300 mm wafers, exhibiting fast write times (2 ns), high temperature retention (24 h at 473 K), and 90% functional yield in 1 kb arrays, which demonstrates the applicability of carbon doped CeRAM for advanced CMOS node non-volatile memory.

AUTHOR DECLARATIONS

Conflict of Interest

The authors have no conflicts to disclose.

DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding author upon reasonable request.

REFERENCES

- ¹S. Yu and P.-Y. Chen, "Emerging memory technologies: Recent trends and prospects," IEEE Solid-State Circuits Mag. 8(3), 43–57 (2016).
- ²D. Ielemini and R. Waser, Resistive Switching: From Fundamentals of Nanoionic Redox Processes to Memristive Device Applications (Wiley, 2016).
- ³R. Redmer, B. Holst, and F. Hensel, *Metal-to-Nonmental Transistors* (Springer-Verlag, Berlin, 2010).
- ⁴J. Celinska, C. Mcwilliams, C. Paz de Araujo, and K.-H. Xue, "Material and process optimization of correlated electron random memories," J. Appl. Phys. 109, 091603 (2011).
- ⁵C. R. McWilliams, J. Celinska, C. A. Paz de Araujo, and K.-H. Xue, "Device characterization of correlated electron random access," J. Appl. Phys. **109**, 091608 (2011).
- ⁶L. Goux, J. G. Lisoni, M. Jurczak, D. J. Wouters, L. Courtade, and C. Muller, "Coexistence of the bipolar and unipolar resistive-switching modes in NiO cells made by thermal oxidation of Ni layers," J. Appl. Phys. 107, 024512 (2010).
- ⁷M. Muisi-Nkambwe, S. Afshari, H. barnaby, M. Kozichi, and I. Sanchez-Esqueda, "The viability of analog-based accelerators for neuromorphic computing: A survey," Neuromorphic Comput. Eng. 1, 012001 (2021).
- ⁸K. Young-Hee and J. C. Lee, *Hf-Based High-k Dielectrics: Process Development, Performance Characterization, and Reliability, Synthesis Lectures on Solid State Materials and Devices (Morgan and Claypool Publishers, 2006).*
- ⁹B. Miao, R. Mahapatra, N. Wright, and A. Horsfall, "The role of carbon contamination in voltage linearity and leakage current in high-*k* metal-insulator-metal capacitors," J. Appl. Phys. **104**, 054510 (2008).
- ¹⁰ K. Jung, H. Seo, Y. Kim, and H. Im, "Temperature dependence of high- and low-resistance bistable states in polycrystalline NiO films," Appl. Phys. Lett. 90, 052104 (2007).
- ¹¹ V. V. Afanas'ev, J. Schubert, A. Neft, G. Delie, I. Shlyakhov, V. Trepalin, M. Houssa, and A. Stesmans, "Determination of energy thresholds of electron excitations at semiconductor/insulator interfaces using trap-related displacement currents," Microelectron. Eng. 215, 110992 (2019).

¹²V. V. Afanas'ev, M. Badylevich, M. Houssa, A. Stesmans, G. Aggrawal, and S. A. Campbell, "Electron energy band alignment at the NiO/SiO₂," Appl. Phys. Lett. **96**, 172105 (2010).

- ¹³ H. Y. Chou, M. Badylevich, V. V. Afanas'ev, M. Houssa, A. Stesmans, J. Meersschaut, L. Goux, J. A. Kittl, and D. J. Wouters, "Electronic structure of NiO layers grown on Al₂O₃ and SiO₂ using metallo-organic chemical vapour deposition," J. Appl. Phys. **110**, 113724 (2011).
- 14 G. Bistoni, S. Rampino, N. Scafuri, G. Ciancaleoni, D. Zuccaccia, L. Belpassi, and F. Tarantelli, "How π back-donation quantitatively controls the CO stretching response in classical and non-classical metal carbonyl complexes," Chem. Sci. 7, 1174–1184 (2016).
- ¹⁵M. Nolan, R. Long, N. J. English, and D. A. Mooney, "Hybrid density functional theory description of N- and C-doping of NiO," J. Chem. Phys. 134, 224703 (2011).
- ¹⁶F. Wrobel, H. Park, C. Sohn, H.-W. Hsiao, J.-M. Zuo, H. Shin, H. N. Lee, P. Ganesh, A. Benali, P. R. C. Kent, O. Heinonen, and A. Bhattacharya, "Doped NiO: The mottness of a charge transfer insulator," Phys. Rev. B 101, 195128 (2020).
- ¹⁷J. Hubbard, "Electron correlations in narrow energy bands," Proc. R. Soc. London, Ser. A 276(1365), 238–257 (1963).
- ¹⁸ N. F. Mott, "The basis of the electron theory of metals, with spacial reference to the transition metals," Proc. R. Soc. London, Ser. A **62**(7), 416–422 (1949).
- ¹⁹I. H. Inoue, M. J. Rozenberg, S. Yasuda, M. J. Sanches, M. Yamazaki, T. Mango, H. Akimago, H. Takagi, H. Akoh, and Y. Togura, "Strong electron correlation effects in non-volatile electronic memory devices," in *Proceedings of the IEEE Non-Volatile Memory Technology Symposium*, *Dallas*, TX, 10 November 2005 (IEEE, 2005)
- ²⁰ X. Yang, "Demonstration of ultra-fast switching in nanometallic resistive switching memory devices," J. Nanosci 2016, 8132701 (n.d.).