
Authors

Fabio Pavanello, Mark T. Wade, Jelena Notaros, Jeffrey M Shainline, Christopher V. Poulton, Chen Sun, Michael Georgas, Luca Alloatti, Amir Atabaki, Rajesh Kumar, Ben Moss, Sen Lin, Rajeev J. Ram, Vladimir Stojanović, and Miloš A. Popović

Efficient Nanoscale Photonic Devices and Monolithic Electronic-Photonic Subsystems in Sub-100 nm SOI CMOS

(Invited Paper)

Fabio Pavanello¹, Mark T. Wade¹, Jelena Notaros¹, Jeffrey M. Shainline¹, Christopher V. Poulton¹, Chen Sun², Michael Georgas², Luca Alloatti³, Amir Atabaki³, Rajesh Kumar¹, Ben Moss², Sen Lin², Rajeev J. Ram³, Vladimir Stojanović² and Miloš A. Popović¹

¹Department of Electrical, Computer, and Energy Engineering, University of Colorado Boulder, Boulder, CO 80309, USA

²Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA 94720, USA

³Research Laboratory of Electronics, Massachusetts Institute of Technology, Cambridge, MA 02139, USA

Abstract—We demonstrate efficient photonic devices that rely on sub-100nm features in unmodified 45nm SOI CMOS, including photonic crystals, array-antenna grating couplers, and modulators. We then show monolithically integrated electronic-photonic systems comprising millions of transistors and thousands of photonic devices, including a complete chip-to-chip photonic link.

I. INTRODUCTION

Integration of photonics and electronics by taking advantage of *unmodified* CMOS platforms is widely regarded as one of the most viable approaches to solve the bottle-neck of current processor-to-memory communications [1]. Advanced CMOS platforms allow for high yield, high resolution due to state-of-the-art deep UV lithography [2], and a high-level of complexity (e.g. large number of dopants masks and metal layers with high resolution) due to the ever-growing requirements of interconnects communication, while at the same time leveraged fabrication costs due to high volume production. Clearly, these platforms represent the best candidate for tight integration of circuits and photonic devices [3]. However, it is less clear if high-efficient photonic devices can be realized with similar or superior performance compared to conventional silicon platforms due to constraints typical of CMOS processes e.g. minimum metal densities and area enclosure.

Here, we review our recent work on enabling high-efficiency devices in a native sub-100 nm commercial CMOS platform (IBM 12SOI 45 nm node) by presenting key photonic devices such as high tuning efficiency and low insertion loss (IL) photonic crystals (Ph.Cs) [4], [5], array nanoantenna grating couplers enabling sub-1 dB fiber-to-chip IL over large bandwidth (BW) [6], [7] and energy efficient spoked-ring cavity optical modulators [8], [9]. Finally, we will present an example of their integration in a monolithic transmitter with a full digital back end down to a record 20 fJ/bit wall-plug energy efficiency [10] (not including laser power); and a complete communication link [11].

II. PHOTONIC CRYSTAL CAVITIES

Fig. 1 shows an example of designed Ph.C cavities. The main challenge of realizing Ph.Cs in such a process relies on the need of achieving sub-wavelength patterns without violating design rules such as minimum feature size and minimum enclosed area. This aspect leads to different design strategies depending on the operating wavelength. Nonetheless, intrinsic




Fig. 1. Efficient PhCs in 45 nm CMOS (a) optical micrograph of a photonic chip with grating openings in the metal fill and respective electrical pads; (b) cascaded Ph.C cavities operating in push-pull configuration to enable the separation of the through and drop ports; (c) filter spectrum with IL = 1 dB; (d) design of a thermally tunable Ph.C with squared pattern holes; (e) electrical and optical characteristics showing a tuning efficiency of 13 $\mu\text{W}/\text{GHz}$ [4], [5].

quality factor Q as high as 100k (not reported here) and IL as low as 1dB for add-drop filters such as in Fig. 1(b) can be achieved (see Fig. 1(c)). Moreover, the addition of blanket dopings for single Ph.C cavities (Fig. 1(d)) enables high-efficiency 13 $\mu\text{W}/\text{GHz}$ thermal tuning as reported in Fig. 1(e). The reason why the required voltage is considerably large is related to the low mid-level n-type doping concentration.

III. ARRAY NANO-ANTENNA GRATING COUPLERS

Fig. 2 shows our grating coupler design. One of the main requirements of grating based fiber-to-chip coupling is to achieve high directivity. Metallic or dielectric stack mirrors, not feasible in advanced CMOS processes and not easily integrable even in custom photonics processes, are sometimes employed to achieve the goal. Our approach is to realize the entire coupler function in the (two) device layers [12]. Here, it is adapted to CMOS whereby we use two lithographic layers to build an array antenna grating whose single “element” is comprised of two scatterers and has an unidirectional radiation




Fig. 2. Efficient grating couplers in 45 nm CMOS (a) TEM of a unit cell of the *periodic* Gen2 “array nanoantenna” design using poly-Si and body-Si blocks to provide unidirectional emission [top-view micrograph in (c)]; (b) experimental data showing IL = 1.2 dB and 1-dB BW = 78 nm [6]; (d) more advanced, tapered (Gen3) design [7] achieves both Gaussian beam forming and unidirectional emission and shows 0.2-0.3 dB loss in simulation.

pattern. In SOI CMOS, we can accomplish this using the two independently patternable silicon layers – the transistor body crystalline silicon layer, and the gate polysilicon layer. Fig. 2(a-c) shows a second generation design with a uniform periodicity, demonstrating experimentally IL = 1.2 dB, matching the design simulations, and a 1 dB BW \approx 78 nm in the O band [6]. Tapering of the structure such that the four unit cell parameters vary radiation strength, while preserving unidirectionality and output angle, greatly improves the overlap with the fiber Gaussian mode leading to an even lower IL. A rigorous synthesis method based on a complex-momentum photonic band structure solver is used for the design [7]. IL as low as 0.2 dB was demonstrated in simulation [7] and process manufacturability limits it to 0.3 dB. Experimental characterization of these designs is as yet forthcoming.

IV. SPOKED RING, LATERAL JUNCTION MODULATORS AND MONOLITHIC TRANSMITTERS

One of the key photonic components to enable an efficient optical transmitter is the optical modulator. Optical resonators can form energy efficient modulators, and have been typically realized with lateral junctions using ridge waveguides [13], or vertical junctions in a disk cavity [14]. However, both these structures cannot be realized in advanced sub-100 nm CMOS processes.

To accommodate sub-100 nm SOI CMOS platforms, we proposed the spoked-ring modulator structure [8], [9], a full-etch, hybrid ring-disk cavity with radially extending interdigitated lateral junctions, realized in the transistor body silicon device layer and using well implants to form *p-n* junctions. Both implant polarities are electrically contacted along the inner radius of the resonator with sub-wavelength spokes (120 nm wide), while the outer radius provides whispering gallery confinement to the optical mode. Fig. 3(a-d) shows the concept, 3D rendering of the mask design, and an eye diagram of the device in operation. The first devices demonstrated 5 Gbps modulation [8] at as low as 5 fJ/bit estimated energy




Fig. 3. Modulator [8], [15] and monolithic transmitter [10], [11]: (a) spoked-ring interdigitated *p-n* junction cavity concept enables depletion modulation in CMOS; (b) SEM image; (c) transmission spectrum; (d) eye diagram at 5 Gbps; (e) micrograph of monolithic transmitter including modulator and driver on chip; (f) eye diagrams showing ultra-low wallplug energy per bit.

[15] with ± 0.6 V drive. Further improvements are expected in both speed and energy. Fig. 3(d,e) shows an integrated optical transmitter comprising a spoked-ring modulator alongside its electronic driver. The transmitter was demonstrated at speeds up to ~ 8 Gbps, with measured wallplug energy as low as 20 fJ/bit at 2 Gbps [10] and 30 fJ/bit at 5 Gbps [11]. Further, complex thermal dynamics of the ring modulator was compensated with on-chip electronics, and a complete 5 Gbps chip-to-chip link demonstrated [11].

These results demonstrate that efficient photonic devices can be realized in advanced CMOS platforms and that the tight integration with electronics leads to efficient low energy per bit consumption subsystems.

This work was funded by DARPA POEM program award HR0011-11-C-0100.

REFERENCES

- [1] C. Batten *et al.*, *IEEE Micro*, p. 8, Jul/Aug 2009.
- [2] S. Lee *et al.*, in *IEEE Electron Devices Meeting*, 2007, pp. 255–258.
- [3] J. S. Orcutt *et al.*, *Opt. Express*, vol. 19, no. 3, pp. 2335, Jan 2011.
- [4] C. V. Poulton *et al.*, in *Proceedings of CLEO*, June 2014, paper STh3M.1.
- [5] C. V. Poulton *et al.*, *Photon. Tech. Letters*, vol. 27, pp. 665–668, 2014.
- [6] M. Wade *et al.*, in *IEEE Opt. Interconn. Conf.*, April 2015, paper TuB4.
- [7] J. Notaros and M. A. Popović, in *Opt. Fiber Comm. Conference*, Mar 2015, paper Th3F.2.
- [8] J. M. Shainline *et al.*, *Optics Letters*, vol. 38, p. 2657, 2013.
- [9] M. T. Wade *et al.*, in *Proc. SPIE Photonics West*, 2014, paper 8991–47.
- [10] M. Georgas *et al.*, *2014 VLSI Circuits Symposium*, June 2014, pp. 58.
- [11] C. Sun *et al.*, *2015 VLSI Circuits Symposium*.
- [12] M. Fan, M. Popović, F. Kärtner, in *Proc. CLEO*, 2007, paper CTuDD3.
- [13] Q. Xu, *et al.*, *Nature*, vol. 435, no. 7040, pp. 325–327, 2005.
- [14] M. Watts, *et al.*, in *IEEE Group IV Photonics*, Jan 2008, paper WA2.
- [15] M. T. Wade *et al.*, in *Optical Fiber Comm. Conf.*, 2014, paper Tu2E.7.