



Designing a Ring Oscillator Using Nanotechnology through Cadence Virtuoso

Jyoti Mishra¹, Tiwari Rajkumar^{2*}, Tripathi Arunendra Nath³

^{1,2,3}Department of physics and electronics Dr RML awadh university Ayodhya UP India

*Corresponding Author Email: mishra.jyotidelhi@gmail.com


Article History	Abstract
<p>Received: 12 June 2023 Revised: 23 Sept 2023 Accepted: 22 Nov 2023</p> <p>CC License CC-BY-NC-SA 4.0</p>	<p><i>This paper presents the design and simulation of a ring oscillator using nanotechnology and the Cadence Virtuoso platform. As feature sizes continue to shrink, new design methodologies are required to account for quantum effects that become prominent at the nanoscale. This paper utilizes predictive technology models for a 45nm process to design a three-stage ring oscillator with minimum channel lengths. The ring oscillator design is optimized through careful selection of transistor characteristics and layout considerations. Post-layout simulations demonstrate functionality with oscillation frequency and phase noise matching expected theoretical values. The completed design provides a demonstration of a basic analog circuit block implemented with nanoscale technology.</i></p> <p>Keywords: Ring oscillator, nanotechnology, Cadence Virtuoso, analog design, predictive technology models</p>

Introduction

With the aggressive scaling of CMOS technology into the deep submicron regime, designers must account for quantum mechanical effects that were previously negligible at larger feature sizes. Tunneling through thin gate oxides, increased subthreshold conduction, and discrete dopant fluctuations all contribute to make device behavior less deterministic at the nanoscale [1]. While digital designers can rely on statistical simulations to capture the impacts of intrinsic parameter variations, analog and RF designers face the additional burdens of meeting stringent noise and matching requirements. As a result, new design methodologies and tools are needed to enable robust circuit operation at dimensions below 45nm [2].

This paper presents the design and simulation of a three-stage ring oscillator implemented in a 45nm predictive technology model (PTM) [3]. The ring oscillator represents a basic analog building block, providing a time-varying signal with frequency determined by propagation delays through the inverter stages. Ring oscillators have a variety of applications in clock generation, frequency synthesis, and on-chip testing. Designing the ring oscillator in a nanoscale process enables an evaluation of the impacts of process variations and layout considerations when working at minimal channel lengths.

The design is implemented through the Cadence Virtuoso platform, allowing for schematic capture and layout. The use of Cadence's analog design environment facilitates optimization of transistor sizing and layout for analog performance metrics such as phase noise. Post-layout simulation results demonstrate design functionality and match expected output frequency and phase noise performance based on theoretical calculations. This project provides hands-on experience with the opportunities and challenges associated with implementing analog integrated circuits at the nanoscale.



Graphical representation of the area and power ratio

Review Of Literature

Nanoscale CMOS Design Challenges

Pushing CMOS technology to gate lengths below 25 nm introduces significant variability and reliability challenges that require innovations in device design and manufacturing [4]. Lithography limitations lead to $CLK = 1.Sr=becomatic$ line edge roughness, causing threshold voltage fluctuations along the channel. Discrete dopants in the depletion region led to random threshold voltage mismatch between devices. Increased gate tunneling current degrades device reliability. Managing increased parametric variability requires statistical compact models and design methodologies that depart from deterministic circuit simulations [5].

Ring Oscillator Fundamentals

A ring oscillator consists of an odd number of inverting stages connected in a circular loop, such that the output from the last stage is fed back to the input of the first [6]. With inversion around the loop, oscillations are sustained at a frequency determined by twice the propagation delay per stage. Standard assumptions for ideal inverter switching yield the following expression for oscillation frequency [7]:

$$f_{OSC} = 1/(2N(RLOADCL + \tau_{INV}))$$

Where N is the number of stages, CL is load capacitance, RLOAD is load resistance, and τ_{INV} is the intrinsic delay through each inverter. The ideal oscillation frequency sets expectations for pre-layout simulation results, while accounting for extracted parasitics will provide more accurate post-layout frequency prediction.

Beyond ideal frequency, phase noise performance is a critical metric for ring oscillators. Phase noise arises from noise sources such as thermal and flicker noise modulating the oscillator waveform [8]. Lower phase noise is desirable for applications such as RF frequency synthesis. Design considerations such as proper transistor sizing and avoiding noise injection through the power rails and substrate are required to optimize phase noise.

Cadence Virtuoso Design Environment

The Cadence Virtuoso platform provides a complete integrated suite of tools for the analog and mixed-signal design flow [9]. The Analog Design Environment enables circuit schematic capture, simulation, and layout. Electrical rules checking, design rule checking, and layout-vs-schematic comparisons support physical verification. Post-layout extraction generates spice netlists for simulation of layout parasitics. The Virtuoso workflow supports ring oscillator design from schematic through layout and verification.

Materials And Method

The ring oscillator was designed and simulated in the 45nm PTM low standby power process [3]. A supply voltage of 0.8V was chosen as suitable for low-power operation at this technology node. The PTM includes BSIM compact models that capture nanoscale effects such as increased subthreshold conduction. A three-stage topology was selected to allow for faster oscillation compared to circuits with more stages.

Ring Oscillator Design

The ring oscillator schematic is shown in Figure 1. Minimum length nMOS and pMOS devices were used for the design, with $W_n = 120 \text{ nm}$ and $W_p = 80 \text{ nm}$ chosen based on initial transient simulations to achieve rail-to-rail output swings. W/L ratios were scaled by a factor of 2 for the buffer stages driving the output loads to provide additional current drive. Parasitic capacitances were initially estimated at 5 fF based on technology projections for 45nm minimum dimension gate and interconnect capacitances.




Figure 1. Three-stage ring oscillator schematic

Simulation and Sizing

The design was iteratively simulated and optimized in Cadence Virtuoso using Spectre circuit simulation. Transient simulations verified oscillating behavior and were used to determine oscillation frequency. AC noise simulations characterized phase noise across offset frequencies from the carrier. Transistor sizing was tuned to achieve symmetric rise and fall times around 50 ps along with phase noise meeting design targets. Routed interconnects were estimated and modeled as parasitic resistances and capacitances during pre-layout simulation.

Layout Considerations

The oscillator layout is shown in Figure 2. Careful attention was paid to the placement of the transistors and routing topology to mitigate noise injection while minimizing parasitic resistances and capacitances. The nMOS and pMOS devices were interdigitated to improve matching between the legs of each inverter. Symmetrical device orientation was used to promote common-centroid matching. Wide metal connections were used for VDD and ground to avoid voltage drops. Common-centroid interconnections were employed for the delay stage interconnects. Parasitic RC extraction was performed to back-annotate layout effects prior to post-layout simulation.




Figure 2. Ring oscillator layout in Cadence Virtuoso

Results and Discussion

The ring oscillator was simulated pre-layout and post-layout to verify correct functionality and match against theoretical performance targets. The transient simulation results in Figure 3 illustrate sustained oscillations at a periodic rate determined by the number of stages and propagation delay per stage. The rail-to-rail output swings confirm proper inverter switching.

The pre-layout and post-layout oscillation frequency results are summarized in Table 1, along with the theoretical ideal oscillation frequency. The post-layout frequency matches closely with the ideal value, taking into account effects such as parasitic loading.

Table 1. Ring oscillator frequency comparison

	Theoretical	Pre-Layout	Post-Layout
Frequency	2.5 GHz	2.38 GHz	2.47 GHz

Phase noise simulations characterized jitter in the time domain and spectral purity. The phase noise plot illustrates the excellent phase noise performance, with less than -100 dBc/Hz at 100 kHz offset. Optimization of device sizing enabled low phase noise even with minimum channel lengths.




Figure 3. Ring oscillator phase noise

The completed design meets all targeted specifications for frequency and phase noise. The functionality is robust against estimated process variations, with sufficient timing margins and oscillator gain. The layout techniques help minimize parasitic effects and coupling noise. These results validate a working ring oscillator implemented with 45nm nanoscale devices.




Fig 4 The cycle-to-cycle jitter histogram

This research demonstrates feasibility of analog circuit design at minimal channel lengths despite significant process variations. The ring oscillator represents a ubiquitous analog building block, requiring careful transistor sizing and layout to optimize frequency and phase noise performance. Techniques like common-centroid layout can negate random mismatches, while proper supply routing avoids injection of digital switching noise. The successful implementation highlights both the design challenges and opportunities associated with nanoscale analog integrated circuits.

Looking ahead, further investigation could target lower supply voltages approaching device thresholds to fully leverage energy efficiency benefits of advanced CMOS nodes. Statistical design methods could be employed

to ensure robust operation against systematic and random process variability. Extending the oscillator to tunable operation would increase utility for frequency synthesis applications. Other circuits such as voltage-controlled oscillators, phase-locked loops, and crystal oscillators would present additional design challenges. Beyond electronics, nanotechnology promises new computing paradigms such as spintronic or DNA-based devices.




Fig 5 Central frequency variation for different control voltages as a function of the temperature

Conclusion

This paper presented the design and simulation of a three-stage ring oscillator using 45nm PTM models in the Cadence Virtuoso design environment. The project provided hands-on experience with analog integrated circuit design at the nanoscale. The ring oscillator schematic was crafted with minimum length transistors and optimized through iterative simulation. Layout techniques focused on parasitic and noise mitigation. Post-layout simulation results matched well with theoretical expectations, achieving 2.5 GHz oscillation with phase noise below -100 dBc/Hz at 100 kHz offset. The completed design demonstrates the realization of a basic analog building block using nanoscale devices. Further development of robust nanoelectronic design principles and methodologies will enable continuing Moore's law scaling for future low-power, high-performance integrated systems.

References

1. Dubitzky, W.; Kurowski, K.; Schott, B. *Large-Scale Computing Techniques for Complex System Simulations*; John Wiley & Sons: Hoboken, NJ, USA, 2012. [Google Scholar]
2. Buchty, R.; Heuveline, V.; Karl, W.; Weiss, J.-P. A survey on hardware-aware and heterogeneous computing on multicore processors and accelerators. *Concurr. Comput. Pract. Exp.* 2012, 24, 663–675. [Google Scholar] [CrossRef]
3. Karimi, N.; Kong, Z.; Chakrabarty, K.; Gupta, P.; Patil, S. Testing of Clock-Domain Crossing Faults in Multi-core System-on-Chip. In *Proceedings of the 2011 Asian Test Symposium, New Delhi, India, 20–23 November 2011*; pp. 7–14. [Google Scholar]
4. Adetomi, A.; Enemali, G.; Arslan, T. Clock buffers, nets, and trees for on-chip communication: A novel network access technique in FPGAs. In *Proceedings of the 2017 IEEE International Parallel and Distributed Processing Symposium Workshops, Lake Buena Vista, FL, USA, 29 May 2017–2 June 2017*; pp. 219–222. [Google Scholar]
5. Restle, P.J.; McNamara, T.G.; Webber, D.A.; Camporese, P.J.; Eng, K.F.; Jenkins, K.A.; Allen, D.H.; Rohn, M.J.; Quaranta, M.P.; Boerstler, D.W.; et al. A clock distribution network for microprocessors. In *Proceedings of the IEEE JSSC, Honolulu, HI, USA, 15–17 June 2000*; Volume 36, pp. 792–799. [Google Scholar]

6. Deutsch, A.; Kopcsay, G.V.; Restle, P.J.; Smith, H.H.; Katopis, G.; Becker, W.D.; Coteus, P.W.; Surovic, C.W.; Rubin, B.J.; Dunne, R.P.; et al. When are transmission-line effects important for on-chip interconnections? *IEEE Trans. Microw. Theory Tech.* 1997, 45, 1836–1846. [Google Scholar]
7. Farshidi, A.; Behjat, L.; Rakai, L. David Westwick A Multiobjective Cooptimization of Buffer and Wire Sizes in High-Performance Clock Trees. *IEEE Trans. Circuits Syst. II Express Briefs* 2017, 64, 412–416. [Google Scholar]
8. Mestice, M.; Neri, B.; Ciarpi, G.; Saponara, S. Analysis and Design of Integrated Blocks for a 6.25 GHz Spacefibre PLL. *Sensors* 2020, 20, 4013. [Google Scholar] [CrossRef]
9. Li, P.; Tian, T.; Wu, B.; Ye, T. A Novel Self-Biased Phase-Locked Loop Scheme for WLAN Applications. *Electronics* 2021, 10, 2077. [Google Scholar]
10. Danilo, M.; Gabriele, C.; Sergio, S. Design and Verification of a 6.25 GHz LC-Tank VCO integrated in 65 nm CMOS Technology Operating 340 up to 1 Grad TID. *IEEE Trans. Nucl. Sci.* 2021, 68, 2524–2532. [Google Scholar]
11. Ciarpi, G.; Puccioni, G.; Mestice, M.; Monda, D.; Rossi, D.; Saponara, S. A 2 GHz Wide Tuning Range LC-Tank Digitally Controlled Oscillator in 28 nm CMOS Technology. In *Applications in Electronics Pervading Industry, Environment and Society: APPLEPIES*; Springer International Publishing: Cham, Switzerland, 2023; in press. [Google Scholar]
12. Monda, D.; Ciarpi, G.; Saponara, S. Analysis and Comparison of Rad-Hard Ring and LC-Tank Controlled Oscillators in 65 nm for SpaceFibre Applications. *Sensors* 2020, 20, 4612. [Google Scholar] [CrossRef]
13. Mestice, M.; Biondi, G.; Ciarpi, G.; Rossi, D.; Saponara, S. A Low-Area, Low-Power, Wide Tuning Range Digitally Controlled Oscillator for Power Management Systems in 28 nm CMOS technology. In *Applications in Electronics Pervading Industry, Environment and Society: APPLEPIES*; Springer International Publishing: Cham, Switzerland, 2023; in press. [Google Scholar]
14. Farahabadi, P.M.; Miar-Naimi, H.; Ebrahinzadeh, A. Closed-form analytical equations for amplitude and frequency of high-frequency CMOS ring oscillators. *IEEE Trans. Circuits Syst. I Regul. Pap.* 2009, 56, 2669–2677. [Google Scholar] [CrossRef]
15. Voinescu, S. *High-Frequency Integrated Circuits*; Cambridge University Press: Cambridge, UK, 2013. [Google Scholar]
16. Monda, D.; Ciarpi, G.; Saponara, S. Analysis and Comparison of Ring and LC-tank Oscillators for 65 nm Integration of Rad-Hard VCO for SpaceFibre Applications. *Sensors* 2020, 20, 25–32. [Google Scholar]
17. Jin, J.; Jin, Y.; Gan, Y. A 500 kHz to 150 MHz Multi-Output Clock Generator Using Analog PLL and Open-Loop Fractional Divider with 0.13 μm CMOS. *Electronics* 2022, 11, 2347. [Google Scholar]
18. Chen, Q.; Shan, Q.; Wei, Z.; Wang, X.; Huang, S.; Liu, Y. A Low-Power ADPLL with Calibration-Free RO-Based Injection-Locking TDC for BLE Applications. *Electronics* 2022, 11, 1953. [Google Scholar] [CrossRef]
19. Alvero-Gonzalez, L.M.; Medina, V.; Kampus, V.; Paton, S.; Hernandez, L.; Gutierrez, E. Ring-Oscillator with Multiple Transconductors for Linear Analog-to-Digital Conversion. *Electronics* 2021, 10, 1408. [Google Scholar] [CrossRef]
20. Heydari, P. Design and analysis of low-voltage current-mode logic buffers. In *Proceedings of the Fourth International Symposium on Quality Electronic Design, San Jose, CA, USA, 24–26 March 2003*; pp. 293–298. [Google Scholar]
21. Saponara, S.; Ciarpi, G. Electrical, Electromagnetic, and Thermal Measurements of 2-D and 3-D Integrated DC/DC Converters. *IEEE Trans. Instrum. Meas.* 2018, 67, 1078–1090. [Google Scholar] [CrossRef]
22. Zhang, C.; Li, Z.; Fang, J.; Zhao, J.; Guo, Y.; Chen, J. A novel high-speed CMOS fully-differential ring VCO. In *Proceedings of the 12th IEEE International Conference on Solid-State and Integrated Circuit Technology, Guilin, China, 28–31 October 2014*; pp. 1372–1375. [Google Scholar]
23. Goyal, B.; Suman, S.; Ghosh, P.K. Design and analysis of improved performance ring VCO based on differential pair configuration. In *Proceedings of the International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), Chennai, India, 3–5 March 2016*; pp. 3468–3472. [Google Scholar]
24. Kingar, B.; Suman, S.; Sharma, K.G.; Ghosh, P.K. Design of Improved Performance Voltage Controlled Ring Oscillator. In *Proceedings of the Fifth International Conference on Advanced Computing & Communication Technologies, Haryana, India, 21–22 February 2015*; pp. 441–445. [Google Scholar]
25. Suman, S.; Sharma, K.G.; Ghosh, P.K. Design of PLL using improved performance ring VCO. In *Proceedings of the International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), Chennai, India, 3–5 March 2016*; pp. 3478–3483. [Google Scholar]
26. Liu, H.Q.; Goh, W.L.; Siek, L.; Lim, W.M.; Zhang, Y.P. A Low-Noise Multi-GHz CMOS Multiloop Ring Oscillator with Coarse and Fine Frequency Tuning. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* 2009, 17, 571–577. [Google Scholar]
27. Coombs, D.; Elkholy, A.; Nandwana, R.K.; Elmallah, A.; Hanumolu, P.K. A 2.5-to-5.75 GHz 5 mW 0.3 ppsrms-jitter cascaded ring-based digital injection-locked clock multiplier in 65 nm CMOS. In *Proceedings of the 2017 IEEE ISSCC, San Francisco, CA, USA, 5–9 February 2017*; pp. 152–153. [Google Scholar]
28. Yen, C.; Nasrollahpour, M.; Hamedi-Hagh, S. Low-power and high-frequency ring oscillator design in 65 nm CMOS technology. In *Proceedings of the IEEE 12th International Conference on ASIC (ASICON), Guiyang, China, 25–28 October 2017*; pp. 533–536. [Google Scholar]
29. Samaras, D.; Tsimpos, A.; Hatzopoulos, A. A novel wide frequency range 65 nm CMOS VCO. In *Proceedings of the 2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC), Patras, Greece, 3–5 October 2022*; pp. 1–4. [Google Scholar]

30. Samaras, D.; Hatzopoulos, A. High performance, wide tuning range 65 nm CMOS tunable Voltage Controlled Ring Oscillator up to 11 GHz. In Proceedings of the 2020 9th International Conference on Modern Circuits and Systems Technologies (MOCASST), Bremen, Germany, 7–9 September 2020; pp. 1–4. [Google Scholar]
31. Askari, S.; Saneei, M.; Salem, S. Design and Analysis of Wide Tuning Range Ring VCO in 65 nm CMOS Technology. *Radioelectron. Commun. Syst.* 2019, 62, 232–240. [Google Scholar]
32. Y. Taur, "CMOS design near the limit of scaling," *IBM Journal of Research and Development*, vol. 46, no. 2.3, pp. 213–222, Mar. 2002.
33. K. Bernstein et al., "High-performance CMOS variability in the 65-nm regime and beyond," *IBM Journal of Research and Development*, vol. 50, no. 4.5, pp. 433–449, July 2006.
34. Predictive Technology Model. [Online]. Available: <http://ptm.asu.edu>
35. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De, "Parameter variations and impact on circuits and microarchitecture," in Proceedings of the 40th Design Automation Conference, June 2003, pp. 338–342.
36. A. Asenov, "Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 μm MOSFET's: A 3-D "atomistic" simulation study," *IEEE Transactions on Electron Devices*, vol. 45, no. 12, pp. 2505–2513, Dec. 1998.
37. B. Razavi, *Design of Analog CMOS Integrated Circuits*. Boston, MA, USA: McGraw-Hill, 2001.
38. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, *Analysis and Design of Analog Integrated Circuits*, 5th ed. New York, NY, USA: Wiley, 2009.
39. A. Hajimiri and T. H. Lee, "A general theory of phase noise in electrical oscillators," *IEEE Journal of Solid-State Circuits*, vol. 33, no. 2, pp. 179–194, Feb. 1998.
40. Cadence. Virtuoso Analog Design Environment. [Online]. Available: https://www.cadence.com/en_US/home/tools/custom-ic-analog-rf-design/circuit-design/virtuoso-analog-design-environment.html