AN INTELLIGENT MAGNETIC TAPE CONTROLLER

ALEXANDER DONALD MCGUFFOG

Submitted to the University of Cape Town in partial fulfilment of the requirements for the degree of Master of Science in Engineering.

September 1986

The copyright of this thesis vests in the author. No quotation from it or information derived from it is to be published without full acknowledgement of the source. The thesis is to be used for private study or non-commercial research purposes only.

Published by the University of Cape Town (UCT) in terms of the non-exclusive license granted to UCT by the author.

ACKNOWLEDGEMENTS

Tony Eva and Graham Jack, for assistance in the use of the PDP-11.

Derek Sherlock, who assisted in several aspects of the production of this thesis.

The CSIR, for their financial assistance.

ABSTRACT

This thesis describes a system to allow a mass storage device to be installed in a position remote from the computer system which controls it. This system is intended to allow undergraduate students in the Electrical Engineering department at UCT to make use of two nine channel tape drives installed in the undergraduate laboratory for project work. The drives are interfaced to the department's PDP-11/23 computer, and may be accessed by standard operating system directives, as the controller simulates a conventional computer peripheral.

The system consists of an SA-Bus based tape transport controller which interfaces to the host computer system via a serial line. The following hardware was designed and built specifically for this system:

- 1. A CPU card based on the Intel 80188 microprocessor, incorporating high speed DMA (direct memory access) channels and two interrupt driven serial lines.
- 2. A timing and control module for the tape transports. This consists of two SA-Bus cards.

Two sets of software were written for the system. These are the following:

1. Software to operate the tape controller. This consists of six modules written in Pascal-86 and 8086 assembler.

2. Software to allow the PDP-11/23 to control the the tape drives. This is in the form of an RSX-11 device driver written in PDP-11 assembler.

To allow the system to be easily upgraded in the future (in particular to allow the system to be incorporated into UCT's proposed local area network), the software was written in a highly modular form.

In addition to being controlled by a host system in remote mode the tape controller also has the ability to perform a variety of operations in local mode. These include the ability to copy and erase tapes, as well as a comprehensive set of diagnostic functions. When in local operations mode the controller is menu driven, making its use by persons who are not familiar with it quick and easy.

TABLE OF CONTENTS

ACKNOWLEDGEMENTS

ABSTRACT

TABLE OF CONTENTS

. CHAPTER 1: INTRODUCTION

CHAPTER 2: THE TAPE TRANSPORTS

CHAPTER 3: THE 80188 CPU CARD

CHAPTER 4: THE TAPE INTERFACE MODULE

CHAPTER 5: THE RSX-11M OPERATING SYSTEM

CHAPTER 6: THE DEVICE DRIVER

CHAPTER 7: THE TAPE CONTROLLER SOFTWARE

CHAPTER 8: CONCLUSION

REFERENCES

APPENDIX A: USER GUIDE

APPENDIX B: CIRCUIT DIAGRAMS : CPU CARD

APPENDIX C: CIRCUIT DIAGRAMS : TAPE INTERFACE MODULE

APPENDIX D: DATA LINK FORMAT INFORMATION

APPENDIX E: SOFTWARE LISTINGS : PDP-11 DEVICE DRIVER

APPENDIX F: SOFTWARE LISTINGS : TAPE CONTROLLER SOFTWARE

APPENDIX G: SOFTWARE BUILD INFORMATION

APPENDIX H: PASCAL-86 V3 FAULTS

CHAPTER 1

INTRODUCTION

1.1. Requirements

This project arose out of the need of the University of Cape Town's department of Electrical and Electronic Engineering for an interface which will allow a mass storage device for the department's PDP-11/23 minicomputer system to be installed in a position remote from the central processing unit's position.

The PDP-11 is used for various purposes, notably for undergraduate teaching and postgraduate research. It is from its role as undergraduate teaching tool that this requirement arose. Undergraduate teaching is done mainly on the department's so called SABUS kits. These are SABUS [8],[9] based microcomputer systems designed by UCT specifically for the purpose of undergraduate teaching. The kits are installed in a separate undergraduate laboratory and are connected to the PDP-11 via serial lines.

The kits function as work stations. They are used for editing source files for processing on the PDP-11, as well as for assembly and execution of 8085 code, which forms a key part of the current undergraduate programme. All long term file storage is however done by the PDP-11 system, normally on fixed disks. It is with this file storage that severe problems can arise. certain times of the year several courses, each with up to 80 students, make use of the kits, and hence the PDP-11 system for file storage. This can result in severe storage space problems, especially as RSX-ll/M, the operating system used on the PDP-ll, maintains copies of each version of a disk file unless these are explicitly deleted. Should space problems occur these cannot be rectified by the students themselves, but only by the actions of a user with a privileged account (normally a member of staff). At times of peak demand the system must be available 24 hours a day. A form of mass storage to relieve this congestion is a high priority for the department.

- 1.1.1. In practice, two possible ways exist to reduce the space problems:
 - 1.1.1.1 Increase the available storage space. This approach was rejected as firstly storage for PDP-11 systems is extremely expensive compared to other forms of mass storage, and secondly that a very large amount of such storage would be required to ensure that the problems did not arise. The exact amount of storage required is highly dependant on the type of work being done, but for most multi-user systems is estimated at several megabytes of storage per user. This would imply a requirement of well in excess of 100 Mbytes of disk storage, which would be difficult to justify as it is only required at certain times of the academic year.

- 1.1.1.2. Make some form of removable medium mass storage available to the students. Using this system, each student (or group of students) can be issued with their own storage medium (magnetic tape or floppy disk for example). The student's files will then not need to be stored on the PDP-11's disks.
- 1.1.2. For the university's purposes the second solution is far better, for reasons of cost and simplicity. It should be noted that the specific problem described above is only one example of a more general problem facing the data processing industry. Traditionally computer systems have consisted of a CPU (Central Processing Unit) with its peripherals in close proximity to it (normally in the same room). The only peripherals installed in remote locations were terminals and occasionally line printers and card readers. With the recent dramatic advances in integrated circuit technology there has been a trend towards distributed systems. Distributed systems are differ from the traditional computer system architecture by having the intelligence in the system spread throughout the entire computer system rather than being concentrated in a single CPU. In practice these systems normally consist of a number of work stations and a central file server (concentration of mass storage devices). It has however been found that it is desirable to have some form of mass storage accessible to each user. This has the following advantages :
 - 1.1.2.1. Each user can keep his own copies of important files. The system manager no longer has to make frequent back-ups of all files. This results in both lower overheads and a greater feeling of security on the part of the user.
 - 1.1.2.2. The user can easily remove files not in use from the system. If the user has no easy way of rolling files which are not immediately required out of the system the

INTRODUCTION

disk drives will quickly become cluttered up with unused files.

- 1.1.2.3. It is simpler for the user to import files from another similar system. This form of information interchange is often important, especially in organizations which carry out activities in which data from external sources plays a large role (for example research establishments).
- 1.1.3. As a result of these considerations it was decided to construct an interface which would allow a mass storage device for the PDP-11 to be installed in the department's digital undergraduate laboratory. The actual mass storage device chosen was a pair of 800 BPI (Bits Per Inch) NRZ (Non Return to Zero) nine channel magnetic tape drives. This was chosen for the following reasons:
 - 1.1.3.1. Two such tape transports were available from scrapped equipment donated to the department.
 - 1.1.3.2. The de facto industry standard for magnetic tapes used for program transfer is 800 BPI. Although the department has a tape transport attached to the PDP-11, this is a 1600 BPI phase encoded drive which cannot read 800 BPI tapes. As a result in the past tapes have had to be converted from 800 BPI to 1600 BPI by UCT's computer center, a process which is both time consuming and prone to problems as a result of the wide variety of tape formats used on PDP-11 systems. The ability to read 800 BPI tapes was thus a further attraction of the project.

1.2. Description of the Tape Transports

Both tape transports conform to the de facto industry standard design. They have the following features in common:

- 1.2.1. Industry standard control bus. This consists of three connectors, one for write data, one for read data and one for control lines. In practice this interface is not completely standardized, and variations exist between manufacturers, especially as regards methods of selecting different units on a common bus.
- 1.2.2. The transports provide encoding and decoding of the NRZI recording code, as well as clock recovery.
- 1.2.3. An interface is required, external to the unit, which must provide the following functions:
 - 1.2.3.1 All tape formatting. This consists of parity information (one bit per character) and a 9 bit CRC (Cyclic Redundancy Check) for error control.
 - 1.2.3.2 All timing. All data is written in the form of blocks. Recognition of these blocks by the controller is by timing (for example a CRC is preceded by 3 character spaces). It is the responsibility of the interface unit to provide all timing both for write and read operations.

1.3. The data link

The primary objective of this project is to design an interface for industry standard magnetic tape drives which is suitable for use with the PDP-11 and will allow the tape transports to be located at a distance from the main computer system. For this reason the choice of a data link is critical to the project. Conventional mass storage devices are interfaced to the host system via parallel data busses which are suitable only for transmission over a maximum distance of only a few meters. For which is required is capable project a system transmitting over a distance of several hundred meters. Two techniques are in common use [15], and meet this requirement. These are the following:

- 1.3.1.1. A LAN (Local Area Network) system. This is a system which allows several devices to be connected on a single high speed line (normally a twisted pair or co-axial cable). This kind of system can reach data transfer rates of 10 Mbits/s.
- 1.3.1.2. Conventional serial lines. These are normally RS-232, and operate at speeds of up to 9600 baud (Baud refers to the number of changes per second on a line. For a conventional line this is almost the same as bits per second.), or in exceptional cases 19200 baud.

In this case it was decided to use serial RS-232 lines. This was done for the following reasons:

1.3.2.1. The PDP-11 system has serial lines available which are not in use.

1.3.2.2. Although UCT's proposed LAN system will interface to the PDP-11 system, and operates at a far greater speed than a conventional serial line, the hardware for this system did not exist at the time. In addition the software for the LAN has not been finalized to date. It was however decided to design the tape interface in such a way as to make an upgrade to operation on the LAN as easy as possible.

1.4. PDP-ll software

The physical interface to the PDP-11 is via a serial line. The software used on the PDP-11 in order to operate the tape controller will now be discussed. The operating system used on the PDP-11 system is RSX-11M. This has the following features:

- 1.4.1. It is multi-user. This means that several user can use the system simultaneously.
- 1.4.2. It is multi-tasking. This means that several programs can be run simultaneously, even by the same user.
- 1.4.3. It is hierarchical. From the first two points mentioned above it is clear that strict control is necessary over system resources, such as peripherals. A situation could easily arise in which two or more programs wished to use a peripheral at the same time. The hierarchical nature of the RSX-llM operating system allows it to keep strict control over the various peripherals in the system. The operating system may be viewed as a series of layers, with a user's application program as the first layer, the various parts of the operating system as the succeeding layers culminating in the layer which actually controls the

peripheral. The components of this layer are known as device drivers, and one exists for each type of device in the system. The RSX-ll operating system makes special provision for the user to include his own drivers at this level, and so customize the system to his own requirements. As the driver executes as part of the operating system strict rules are associated with it in order to ensure the integrity of the operating system. It is via this mechanism that the tape transports are controlled.

1.5. Other Requirements

In addition to the requirements discussed above various other features would be desirable:

- 1.5.1. The interface unit should be as easy as possible to incorporate into the proposed LAN system. As LAN cards are being designed for UCT's SABUS based systems the tape controller interface should be SABUS based. This has the additional advantage that card cages with built-in power supplies are readily available, as are memory cards.
- 1.5.2. The interface unit should be as intelligent as possible. The host computer should have to do the absolute minimum of control. For example if an error is detected on a read operation the controller should automatically retry the operation.
- 1.5.3. The interface unit should be able to perform as many operations as possible in local mode. If the operator can perform certain operations, for example to copy a tape, using only the controller then a great deal of time will be

saved. It was therefore decided to incorporate a second serial port into the controller to interface to a terminal. This allows the interface to be directly controlled by the user.

- 1.5.4. The interface should have as many diagnostics functions as possible available. This not only simplifies testing of the system, but also will make the system a great deal easier to modify, if required, at a later date.
- 1.5.5. The interface should emulate a known tape transport/controller combination. This has several advantages:
 - 1.5.5.1.1. The interface will be compatible with as much DEC operating system software as possible. This is an extremely important consideration. From the point of the user of the PDP-11 the tape controller should appear to simply be a standard DEC peripheral.
 - 1.5.5.1.2. Source code of the device drivers for these devices is available. This simplifies the task of ensuring that the tape controller subsystem is compatible with the operating system.
 - 1.5.5.1.3. The behavior of the controller can be compared against known, documented equipment.

Although several of these are manufactured by DEC (Digital Equipment Corp.(manufacturer of the PDP-11)) the TMll controller was chosen. This was for the following reasons:

- 1.5.5.2.1. The TMll is the standard controller for the type of tape transports which are available.
- 1.5.5.2.2. The TMll controller is the basis of the entire DEC range of tape controllers. Although the various controllers all have different capabilities they all preserve TMll compatibility. Most DEC tape software uses only TMll commands, and so ensures compatibility with all tape available interfaces.
- 1.5.5.2.3. The tape interface in use to control the department's 1600 BPI phase encoded drive is a hardware emulation of the TMll controller. This means both that direct comparisons can be done and that special purpose software written at UCT specifically for this tape drive will run without modification.

1.6. The Tape Controller Hardware

In order to meet the requirements set out above an SABUS based tape controller interface was constructed. This consisted of the following subsections:

- 1.6.1. Card cage and power supply. This is a conventional 19-inch rack mounting box and card cage with built-in power supply identical to those used for various other UCT systems.
- 1.6.2. CPU card. This card which was especially designed and constructed for this project and has the following features:

INTRODUCTION

- CPU. This is an advanced INTEL 1.6.2.1. 80188 microprocessor with various peripherals integrated on chip (for example timers and a DMA (Direct Memory The instruction Access) controller). set of microprocessor chip is a superset of the popular 8088/8086 processor. The advanced design processor allowed a considerable reduction in size of the hardware compared to other microprocessors allowing the use of 8088/8086 development equipment, notably Pascal-86, a high level language used for much of the controller software.
- 1.6.2.2. EPROM storage on board. Provision was made for up to 128 Kbytes of long term program storage on the CPU card.
- 1.6.2.3. Serial interface lines. Two serial lines were included on the CPU card for the data link and terminal. Provision was made for both to be interrupt driven in order to allow the highest possible data transfer rate.
- 1.6.3. Interface module. This module, also designed and constructed especially for this project provides the physical interface to the tape transports, as well as all timing functions. It consists of two SABUS cards connected via a ribbon cable. Data transfers are via DMA.
- 1.6.4. A memory module. This is a standard 128K dynamic RAM card as used in UCT's SABUS kits. It has 64 Kbytes of memory installed.

1.7. System Software

Two sets of software are required:

- 1.7.1. Controller software. This is the software which is embedded in the controller. This consists of five modules, of which two are written in Pascal-86, and the rest in assembler. These modules provide all controller functions.
- 1.7.2. PDP-11 software. The software for the PDP-11 consists simply of a device driver (known as MA drive) which emulates a TM11 tape controller as discussed above. This is written in MACRO-11, the PDP-11 assembler language.

CHAPTER 2

THE TAPE TRANSPORTS

2.1. Introduction

In chapter 1 the objectives of this project were discussed, and it was stated that two nine channel tape drives were selected to provide a remote mass storage system. These tape drives, and the formats used to record data on them, will now be discussed. Both tape transports are of industry standard design, although in practice there are minor differences between them. The tape transports are designed to read IBM compatible tapes, which are the industry standard for data transfer. The requirements for IBM compatibility are described below:

2.2. IBM Magnetic tape standard

2.2.1. IBM compatibility means that the tape is readable by an IBM 2400 series tape transport and the converse. It should however be noted that this this compatibility extends

only to the level of physical compatibility, that is parameters such as number of tracks, track width, form of check characters, length of inter block gaps, recognition of file gaps etc. These parameters are designed only to ensure that the hardware in a particular system is capable of reading and writing standard tapes. Any other formatting, for example at file and volume level, is not specified.

- 2.2.2. The IBM standard covers both 7 channel (6 bits of data and one of parity) and 9 channel (8 bits of data and one of parity). Although the tape transports used for this project support only 9 channel operation both formats will be described as the tape controller is capable of supporting both 7 and 9 channel operation.
- 2.2.3. The method used for recording is that of NRZ1 (nonlogic 1), also return-to-zero change at often referred to as NRZ (non-return-to-zero). Recording using this method of encoding is simple: Whenever a logical one occurs in the bit stream for a particular track, direction of the head current, and hence the tape magnetization, is changed. A special character called the LRC (Longitudinal Redundancy Character) ensures that the direction of magnetization is always the same in the interrecord gaps. The use of this character will be discussed further in section 2.2.5.3. NRZ has two advantages over other recording techniques such as phase encoding or group coded recording [24]:
 - 2.2.3.1.1. Head current flows at all times. This makes it possible to record over old data. In practice most tape transports include an erase head to ensure tape erasure in the inter-track gaps. This significantly

reduces problems caused by badly aligned heads and hence improves reliability.

- 2.2.3.1.2. The electronics for reading and writing NRZ1 tapes are simpler than for other techniques [24].
- 2.2.3.2. A significant disadvantage is, however, that unlike the two other techniques mentioned above, NRZ is not self-clocking and is hence useful only where multiple track recording is employed or limits are placed on the data content. A further restriction is that in order to recover a character clock at least one channel must have a a one recorded in it. This may be ensured by employing odd parity. If odd parity is not employed then the all zeros character must be declared invalid. Odd parity is always employed on 9 channel tapes. Note that phase encoding and group coded recording allow the use of phase lock loop type data recovery circuits, allowing both higher tape density and the recording of any data pattern.
- 2.2.3.3. Writing NRZ1 tapes. In order to record data on a magnetic tape it is necessary to magnetize the discreetly to indicate binary ones and zeros. In the NRZl method current flows in the write head continually while the transport is in the write mode. Binary ones are indicated by a reversal in the direction of current flow, and hence of Ιt the saturated magnetism on the tape. is responsibility of the user to provide the data and the write Actual encoding is done by the tape transport clock. electronics.
- 2.2.3.4. Reading NRZ1 tapes. In order to recover data written as described above the tape is passed over a read head at constant velocity. When the resulting playback

signal is rectified a pulse is present for each one recorded in the original wave form. If a zero was recorded no pulse will be generated, and the clock to store the data must be obtained from another channel.

- 2.2.4. The IBM standard also specifies various tape parameters, such as skew between channels, gap scatter and position of the tracks on the tape. As these specifications are determined by factors such as head design which are the concern only of the manufacturer of the tape transport they will not be discussed here. Readers wishing for further information should consult references [1] and [2].
- 2.2.5. Tape format. This refers to the methods used to delimit blocks of data, the beginning and end of the tape and the check codes used to ensure data integrity. Two structures may be written to the tape. These are data records (or blocks) which consist of data characters and check characters, and file marks, which delimit sections of data. The format of these structures will be described later. The following factors define the tape format:
 - 2.2.5.1. Tape markers. To avoid physical damage to the recorded surface a portion of tape at the beginning and end of the tape is reserved for threading and loading. These sections are delimited by reflective markers on the non-oxide side of the tape. The markers referred to as the BOT (Beginning Of Tape) and EOT (End Of Tape) markers respectively. These gaps are at least 10 feet, and the tape is erased for at least 1.7 inches before the trailing edge of the BOT tab. Note that it is permissible to write over and beyond the EOT marker.

- 2.2.5.2. Gaps. Reading and writing can take place reliably only when the tape is moving at a constant velocity. To allow the tape to start and stop, gaps must be left between data records. The following gap lengths are used:
 - 2.2.5.2.1. Beginning of tape gap. An erased section of tape is required surrounding the BOT marker. This extends for at least 1.7 inches ahead of the trailing edge of the marker and 0.5 inches past it.
 - 2.2.5.2.2. Inter record gaps. These gaps are between data records, and have a minimum length of 0.75 inch for seven-track and 0.6 inch for nine-track.
 - 2.2.5.2.3. End of file gaps. This gap is a minimum of 3.9 inches for seven-track and 3.75 inches for nine-track.
- 2.2.5.3. Data record format. Data records consist of a number of characters and a number of check characters. A minimum of 14 characters and a maximum of 8192 characters may be written in a single block. For seventrack tape a single check character is written. This is the LRC (Longitudinal Redundancy Character), and is spaced four character spaces from the last character. For nine-track tape CRCC a (Cyclic Redundancy Check Character) is written in addition to the LRC, spaced four character spaces after the last data character. The LRC is spaced four character spaces after the CRCC. The check characters are obtained as follows:

- 2.2.5.3.1. The LRC. The polarity of each bit in the LRC is such that the number of magnetic transitions in each track is even. This ensures that the direction of the magnetic saturation is the same in all tape gaps.
- 2.2.5.3.2. The CRCC. A complete discussion of cyclic codes is too lengthy to present in this document. An introduction to the subject may be found in references [3],[4] and [5], and only information which is pertinent to the tape format is given here. The following information is specific to the code used in 9-track recording.
 - 1. The parity of the CRCC is not fixed, but is dependant on the number of characters in the data record.
 - 2. Because the parity of the CRCC is not fixed neither the LRC or the CRCC need necessarily be written, as if the CRCC has even parity then so will the LRC. The polynomial chosen for the CRC, however, guarantees that at least one of the check characters will always be written.
 - 3. It is possible to correct, as well as detect, certain errors. For this to be possible certain conditions must be met, notably that all errors must be confined to a single track. In practice due to the severe limitations on error correction using this system (correction can only be guaranteed for single bit errors) error correction is not

often implemented. For more information on this subject see reference [3].

2.2.5.4. EOF mark format. The file mark consists of only two characters, a single character and its LRC. The spacing is four character spaces for 7-track and eight for 9-track. Note that for 9-track no CRCC is written as would be the case for a data record. Note also that as only one character is written the LRC is identical to this character.

2.3. Physical Interface

The tape transports are of industry standard design. Space does not allow all specifications to be described here, but the most important features of the interface will be described. Further information may be found in references [6] and [7].

2.3.1. All interface lines are TTL/DTL compatible and make use of negative logic (a low represents the logical true condition). Outputs are open collector and lines are terminated at the receiving end by conventional 220/330 Ohm terminations. In order to allow data transmission over a distance of several meters each line also has associated with it a ground line, allowing the interconnection to be made in the form of a twisted pair.

2.3.2. The interface consists of three connectors :

2.3.2.1. Read data (RDO-RD7, RDP). This connector has ten lines, eight data, one parity and one read strobe. Data from the tape transport is latched on the trailing

edge of this pulse by the tape controller. All lines on this connector are inputs to the controller.

- 2.3.2.2. Write data. This connector consists of twelve lines, all outputs from the controller:
 - 2.3.2.2.1. Data lines (WDO-WD7, WDP). There are eight data lines (six for seven-track units) and a parity line.
 - 2.3.2.2. Write data strobe (WDS). Data and parity are written on leading edge of this strobe. It has a minimum width of 1 uS and a maximum width of 3 uS. Data must be valid for at least 0.5 uS before and after the leading edge of this strobe.
 - 2.3.2.2.3. Write amplifier reset (WARS). This strobe automatically writes the LRC described above. Note that writing the LRC resets the transports NRZl encoding circuitry. This strobe is identical to the write data strobe except that the data on the transport's data lines is ignored, and the internally generated LRC is written.
 - 2.3.2.2.4. Read threshold (RTH). This line selects a high read threshold when true. This is used only for read-after-write data checks.
- 2.3.2.3. Control. This connector has both input and outputs. The number of lines varies from manufacturer to manufacturer. The following outputs from the controller are common to all transports:

- 2.3.2.3.1. Select (SLT). When this line is true all drivers and receivers in the transport are enabled. The use of this line allows several transports to be connected to a common bus. Note that this line cannot be commoned, and must be wired separately to each tape transport.
- 2.3.2.3.2. Synchronous forward command (SFC). When this line goes true, and the tape transport is ready and on line, the tape ramps linearly up to its rated speed in the forward direction. When this line goes false the tape speed ramps down to zero.
- 2.3.2.3.3. Synchronous reverse command (SRC). This is the same as the synchronous forward command except that the tape moves backward.
- 2.3.2.3.4. Rewind (RWD). A pulse on this line (minimum width 20 uS) will cause the tape to rewind to the BOT marker.
- 2.3.2.3.5. Set write status (SWS). For the transport's write head to be enabled this line must be active at the leading edge of the SFC command, and must remain true for at least 10 uS. Note that as magnetic tape is a sequential medium, reverse write operations are not used.
- 2.3.2.3.6. Off line command (OFFC). A pulse on this line will set the selected transport off line. This is normally done to indicate that the tape may be removed. The transport can only be put

back on line by an operator using the transport's front panel controls. The pulse must be at least 2 uS in length.

In addition to requiring the inputs described above all transports provide certain status outputs:

- 2.3.2.3.7. Transport ready (RDY). This line is true if the transport is on line and a tape is loaded and is not rewinding.
- 2.3.2.3.8. On line (ONL). This line is true if the transport is on line. If the transport is on line it is under the control of the controller, if not it is under local front panel control.
- 2.3.2.3.9. File protect (FPT). This line is true if a write enable ring is not mounted on the tape loaded on the transport.
- 2.3.2.3.10. Load point (LDP). This line is true if the tape is at BOT.
- 2.3.2.3.11. End of tape (EOT). This line is true if the tape is past the EOT marker.
- 2.3.2.3.12. Rewinding (RWD). This line is true if the transport is engaged in a rewind operation.
- 2.3.3. The following tape transports are in use:

- 2.3.3.1. Pertec model 6860-25. This is a simple tape transport which operates at 25 IPS and conforms closely to the standard described above. It does however have the ability to overwrite a specific block. This ability is not in fact used in this application, as very few other tape transports (or computers systems) make provision for such a capability.
- 2.3.3.2. WANGCO Mod 10. This tape drive differs in several respects from the Pertec unit described above.
 - 2.3.3.2.1. It operates at 45 IPS.
 - 2.3.3.2.2. The interface has been modified slightly from the industry standard described above :
 - 1. Provision has been made for four select lines in order to allow several transports to be bussed together without requiring special wiring for the select line.
 - 2. Provision has been made for DC power connections (designed to power external terminator modules) on certain lines previously used for ground connections.
 - 2.3.3.2.3. The transport has a dual gap head. This means that the unit is capable of reading and writing simultaneously. As the read gap is downstream of the write gap a tape can be written and verified in one pass, provided that the controller supports this feature.

2.4. Tape transport timing

It is the responsibility of the controller to generate the timing of the control signals in such a way as to produce the data format described above. These timing requirements will now be discussed. Note that 45 IPS is the maximum speed available in this type of tape transport. A controller capable of operating at this speed will be compatible with all industry standard tape transports.

2.4.1. Character timing.

2.4.1.1. Write operations. When writing data to the tape transport the bit density is controlled by the speed of the tape and the frequency of the write strobes. The controller must generate write strobes at the frequency required to produce the bit density appropriate for the tape transport in use. In the case of the transports discussed above, this is 800 BPI. This means that a write strobe must be generated each 50 uS for the 25 IPS unit and each 27.78 uS for the 45 IPS unit. In order to conform to the IBM specification an accuracy of 1% is required. Note also that this means that the controller must be capable of delivering nine bits of data each 27.78 uS.

2.4.1.2. Read operations. During read operations data from the tape transport is latched by the read strobe. The average period of this strobe will be the same as the write strobe discussed above but due to skew between channels and bit crowding effects the minimum time between consecutive read strobes may be considerably shorter than this. Most manufactures state that a guaranteed safe value is half of the average

time between strobes. This means that when reading the controller must be able to process nine bits of data in less than 13.89 uS.

- 2.4.2. Block timing. There are two aspects to the timing involved in reading blocks:
 - 2.4.2.1. Gaps inside blocks. The check characters at the end of a block are delimited by a space of several bit intervals. The controller must be able to generate these gaps when writing. In order to be able to recognize the check characters, these gaps must also be detected by the read circuits of the timing module.
 - 2.4.2.2. Inter block gaps. Gaps must also be inserted in between blocks. This is done by controlling the delay between asserting the motion command (SFC) and the first write strobe, as well as the delay between the last strobe and deactivating the motion command. These delays vary from approximately 2 mS to 100 mS for transports ranging in speed from 10 IPS to 45 IPS. These gaps are not critical, but should be controlled to within 5%.

2.5. Hardware requirements

2.5.1. The tape controller consists of a CPU card, memory card and timing module. From the description given above several requirements for the timing module hardware become apparent. The most significant are summarized below:

- 2.5.1.1. A character clock variable from 2 kHz (10 IPS, 200 BPI) to 36 kHz (45 IPS, 800 BPI) must be generated to within 1% accuracy.
- 2.5.1.2. Variable Inter record gaps must be generated. These range from 2 mS to 100 mS.
- 2.5.1.3. Gaps within blocks must be recognized. These range from 100 uS (4 character spaces, 800 BPI, 45 IPS) to 4 mS (8 character spaces, 200 BPI, 10 IPS).
- 2.5.1.4. The controller must be capable of processing nine bits of data within 13.89 uS.
- 2.5.2. Of the above requirements it is the last that is by far the most demanding. The first three requirements may be met simply by the use of programmable timers and the appropriate logic, but in order to meet the last requirement a controller architecture is required which is capable of reading 8 Kbytes of data plus its parity into some form of memory. In order to meet this requirement several techniques are in common use [24], [25], [26]:
 - 2.5.2.1. Micro-programmed controller. Most commercial tape controller modules are constructed using bit-slice devices. These devices may be viewed as building blocks for central processing units, and allow the user to effectively create a computer with an architecture and instruction set optimized for the particular application in question. In this case the "computer" would have an instruction set composed of instructions such as read block and write block, and would be "programmed" by the host processor in the controller. These building block devices are known as bit slices because

they are normally supplied in the form of 4 bit "slices" which may be paralleled to achieve the required data width. A timing module would typically consist of three devices in parallel, giving a 12 bit word. This form of construction has several significant advantages:

- 2.5.2.1.1. As these devices operate at very high clock rates (30 MHz devices are not uncommon [27]) and may be optimized for the required function a controller designed in this way can normally perform all the functions required (timing, check character generation etc.) with both a minimum of hardware and a minimum of host processor intervention. A timing module based on this technology can easily meet the data transfer rate requirement as data may be easily read into local memory by program transfer (or, more accurately, microprogram transfer).
- 2.5.2.1.2. Modifications may be made reasonably easily as only a change to a PROM (Programmable Read Only Memory) will normally be required.
- 2.5.2.1.3. As all functions are performed by the bit slices and a few support chips the system can be made physically small (typically two SABUS cards).

This system however also has severe disadvantages in this particular application:

2.5.2.1.4. Development work is expensive. Changes require new PROMs, as these cannot be reprogrammed as can the EPROMs used for microprocessor work.

- 2.5.2.1.5. UCT does not have development equipment suitable for the design of such equipment.
- 2.5.2.2. A design composed of discrete logic elements in which data is transferred to and from a local memory. In this type of controller all functions, including the generation of the check characters, are done in hardware. This is the classic design for a tape transport controller and indeed the interface to the tape controller is optimized for such a system. This technique has the advantages that no problems occur with transfer speed as all operation are done in hardware, and that no special purpose development equipment is required. This technique does however also suffer from certain disadvantages:
 - 2.5.2.2.1. Such a module would be very large. A preliminary estimate was that six SABUS cards would be required.
 - 2.5.2.2.2 The system would not be very versatile. As all the required functions would be implemented in hardware it would be very difficult to modify the controller. For example, if error correction was desired as discussed in section 2.2.5.3.2. above, this would have to designed in from the beginning. Further complexity would arise as regards the possible use of seven-track tape transports as, for example, these units do not make use of a CRCC.
 - 2.5.2.3. A controller based on this type of technology would be very inefficient. Certain operations, such as the generation of check characters, are much better carried out in software, at a considerable saving in hardware.

- 2.5.2.3. The third possible controller design is a system in which the minimum of hardware is used, and a CPU within the controller performs as much as possible of each function in software. The hardware performs only those parts of functions requiring precision timing, and provides latches and buffering of the signals to and from the tape transports. This has the following advantages:
 - 2.5.2.3.1. The timing module is physically small.
 - 2.5.2.3.2. As most of each operations is carried out by the software the controller will be very versatile. For example error correction can be included without the addition of any extra hardware, simply by writing suitable software.
 - 2.5.2.3.3. It is possible to provide more sophisticated diagnostics functions, as the CPU has direct access to most of the timing module's functions.

This organization, however, also has a disadvantage. In order to meet the data transfer rate requirement without memory which is local to the timing module, DMA (Direct Memory Access) techniques must be used. This is significant problem as SABUS based systems have in the past normally made use only of programmed transfer techniques (that is, transfers under the direct control of the CPU) to transfer data. The occasional system which has made use of DMA has been built as a dedicated system, and as a result no general technique for the use of DMA on SABUS has been developed. This disadvantage is however overshadowed by the advantages of size and simplicity to be gained. The following chapter will discuss the use of DMA on the SABUS system.

CHAPTER 3

THE 80188 CPU CARD

3.1. Introduction

The simplest way to design the the tape controller system is to utilize DMA. This is somewhat problematic, since DMA has not yet been satisfactorily implemented on SABUS. This chapter describes the implementation of a central processor card which implements DMA.

3.2. SABUS

SABUS is a bus system designed for the implementation of 8- and 16-bit microcomputer systems. The standard was first formulated in 1978, but has been modified considerably since. For reasons of space a only a brief description of the bus is included here. Further information may be obtained from references [8] and [9]. The bus has the following features.

- 3.2.1. All lines are TTL compatible, and 5 Vdc, 12 Vdc and -12 Vdc power supply lines are included.
- 3.2.2. A 20 bit address bus (ABO-AB19).
- 3.2.3. Either an 8- or 16-bit data bus (DBO-DB15). Also included is a BHE (Bus High Enable) line as used on Intel 16-bit CPUs. This allows the CPU to execute 8 bit operations on a 16 bit memory device.
- 3.2.4. Conventional memory read (MR), memory write (MW), IO read (IR) and IO write (OW) strobes.
- 3.2.5. Reset line (RESET). When this line is asserted all devices on the bus are reset.
- 3.2.6. Wait line (WAIT). When this line is asserted, the CPU card lengthens the active memory or IO access. This allows the use of memory and IO devices which are slower than the CPU card in use.
- 3.2.7. Clock (CLK). This line is driven by the CPU clock.
- 3.2.8. Hold (HOLD) and hold acknowledge (HOLDA). When hold is asserted by a peripheral card, the CPU card deactivates all its address, data and control lines, and then asserts HOLDA. This allows the peripheral card to control the bus. Note that not all cards support this line.

Various other lines also exist, notably a set of lines which are intended to support both multiple daisy-chained interrupts and multiple CPU cards. This has however never been implemented. It

should be noted that the provisions of the SABUS "standard" have on several occasions been modified by the control committee, and have also been "improved" or simply ignored by several manufacturers. The result is a system in which the only the power lines, address lines, data lines and read/write strobes are truly standard as regards function. At no time have any generally accepted timing specifications been published for SABUS.

3.3. Implementation of direct memory access

In light of the information given above, several possible approaches to the problem of introducing DMA suggest themselves:

- 3.3.1. Provide some form of DMA on the timing module, for example an 8237 DMA controller chip, or a special purpose circuit constructed from discrete logic components. The CPU card's execution would be suspended by the asserting the HOLD line, and the address, data and control lines would be driven by the timing module. This approach has the advantage that it is conceptually simple and allows the use of any CPU card which supports the HOLD/HOLDA lines. There are also certain disadvantages:
 - 3.3.1.1. SABUS cards are not standardized as regards their use of the SABUS HOLD and HOLDA lines. These lines are on the bus specifically to allow DMA operations, but details of their operation and timing have never been formalized. Indeed the only published data[8] on the use of DMA on SABUS defines these lines in such a way as to make them incompatible with any chip other than the Intel 8257 DMA controller chip. This device is now obsolete. It is also too slow for

this application, and is incompatible with any CPU card in use at UCT.

- 3.3.1.2. The local area network card mentioned in the introduction requires the HOLD and HOLDA lines. As SABUS does not make provision for the use of these lines by more than one card, the use of these lines would make it impossible to include the LAN card into the tape controller at a later date. As discussed earlier, this future capability is a major design goal.
- 3.3.1.3. If the DMA components were to be included on the timing module this would increase its size considerably. For example buffers to drive all the SABUS address lines would have to be included.
- 3.3.2. An existing 8088/8086 card with DMA capability can be used. The card in question has provision for the inclusion of an Intel 8089 coprocessor. This is a device, designed specifically for the 8088/8086 family of microprocessors, which is designed to unload the CPU of as much IO activity as possible. The 8089's instructions are optimized for IO activity, and the device includes two DMA channels. The DMA request and acknowledge lines are brought out on a connector on the rear of the card as there is no provision for them on the bus. The advantage of this approach is that it is an existing card that has DMA capability. Several severe problems, however, exist:
 - 3.3.2.1. The card has never been tested in conjunction with the 8089 coprocessor.

- 3.3.2.2. The card does not implement the SABUS HOLD/HOLDA lines, and so cannot be used with the LAN card.
- 3.3.2.3. No 8089 assembler is available at UCT.
- 3.3.2.4 The 8089 is relatively expensive (approx. R85) and is not held in stock in this country due to low demand.
- 3.3.3. A CPU card with built in DMA can be designed. This has several advantages.
 - 3.3.3.1.1. The card can be designed in such a way that DMA channels are provided on card, and the card supports the HOLD/HOLDA protocol. This means that the card will support the UCT LAN card.
 - 3.3.3.1.2. Provision can be made for interrupts. As discussed earlier communication to the host computer will be via a serial line. Although not vital, it would be both far simpler and far more efficient if this serial port were to be interrupt driven. No current SABUS card makes provision for this.
 - 3.3.3.1.3. Provision could possibly be made for having EPROM on the CPU card. In the past SABUS systems have always had separate cards for EPROM storage. In recent years, however, the density of EPROMs has increased to the point that very few applications require more than one or two. A significant saving in in both size and expense could be realized if the EPROM storage could be integrated onto the CPU card.

- 3.3.3.2. As a result of the advantages described above it was decided to design and construct a CPU card which would have as many of the features listed above as possible. For this purpose the microprocessor chosen was the Intel 80188. It was chosen for the following reasons:
 - 3.3.3.2.1. It is an improved version of the popular 8088/8086 range of microprocessors. UCT has available both an assembler and high level language for this series of processors. The availability of a high level language for this microprocessor is a considerable advantage. This eases the task of writing the software, and makes it easy to modify at a later date.
 - 3.3.3.2.2. The device has, integrated on chip, peripheral and memory select logic. This means that any peripheral or memory devices (such as EPROMs) included on the CPU card will require no additional address decoding circuitry.
 - 3.3.2.3. A two channel DMA controller is integrated on chip.
 - 3.3.3.2.4. Also integrated on chip is a programmable wait state generator. This can be programmed to insert wait states into any reference to a memory or IO port location. This is an important consideration as it allows the microprocessor to interface to a wide variety of devices which do not have a sufficiently fast response time to interface without slowing the CPU down in some way. As SABUS has no formal timing specifications, a CPU which has programmable timing is a great advantage. Most other CPUs would require complicated hardware to insert wait states. This also

makes for great versatility. Almost any device can be added to the system without requiring changes to the hardware. As a further advantage, these programmed wait states also apply to the DMA controller. In systems which have a separate DMA controller the different timing requirements of the CPU and DMA controller can cause severe problems.

3.3.3.2.5. The microprocessor also has integrated on chip an interrupt controller which can be used to control the data link as discussed above. The device also contains programmable timers, which are useful for providing a real time clock.

3.4. The 80188 Microprocessor

For the reasons described above it was decided to design an 80188 based CPU card. Before the design of this card is discussed a brief description of the microprocessor will be given. This cannot, for reasons of space, be a full description, but further information may be found in references [10], [11] and [12]. The device contains the following sections:

- 3.4.1. Clock Generator. The clock generator requires only the addition of a crystal of twice the desired clock frequency. Also included in this section are reset and wait state generation circuitry.
- 3.4.2. Execution unit. The instruction set of the device is compatible with the 8088/8086 microprocessors. Certain extra instructions have been added, and most old instructions

execute significantly faster (typically 2 to 4 times as fast).

- 3.4.3. Interrupt control unit. This section synchronizes interrupt requests, priorotizes them and then passes control to the appropriate section of code. The interrupt controller has several modes of operation of which only the simplest is discussed here. Interrupts from several sources are recognized. All these interrupt sources, except for the non maskable interrupt, can be disabled and have a programmable priority.
 - 3.4.3.1. Non maskable interrupt. This is an external interrupt, and cannot be disabled. It always has the highest priority of all the interrupts.
 - 3.4.3.2. External interrupts. These are four interrupt lines which are brought out on pins of the 80188. They can be programmed for level or edge operation as well as priority and are driven by external peripherals.
 - 3.4.3.3. DMA channel interrupts. Each DMA channel has an interrupt which occurs on terminal count.
 - 3.4.3.4. Timer interrupt. Each integrated timer can be programmed to generate an interrupt on reaching its maximum count value.
- 3.4.4. Programmable timers. The microprocessor contains three programmable timers of two different types:
 - 3.4.4.1. Two of the timers (TMRO, TMR1) have external input and output pins, and may be programmed to take

their input signal either from these pins or from the chip's internal clock. The high time and low time of the output signal may be independently varied.

- 3.4.4.2. The third timer (TMR2) has no external connections, and always takes its input from the CPU clock. In common with timers 0 and 1 it can generate interrupts, but has the additional ability to initiate DMA cycles.
- The DMA controller consists of unit. identical DMA channels. Each channel can be programmed to transfer from an IO port to memory, memory to IO port or operations may be either memory. DMAmemory to synchronized the unsynchronized, or by source synchronized by the destination. In this particular application only source synchronization (for reading tapes) and destination synchronization (for writing tapes) used. The use of these DMA channels is critical to the design of the tape controller, and will be further discussed in the following chapter, which discusses the design of the timing module.
- 3.4.6. Chip select unit. This unit provides chip selects for various peripheral and memory devices:
 - 3.4.6.1. Peripheral chip selects (PCSO-PCS6). These are 7 chip select lines intended to select IO devices such as serial ports. The seven chip selects are active for seven contiguous areas of 128 bytes in either the processor's memory or I/O space. The number of wait states inserted into read or write cycles is programmable.

- 3.4.6.2. Memory chip selects. Three sets of memory select lines exist:
 - 3.4.6.2.1. Upper chip select (UCS). This line selects a block of memory up to 256K bytes long. This block always ends at location OFFFFFH. This is the only select line which is active at reset. This section of memory must contain the boot code for the processor.
 - 3.4.6.2.2. Lower chip select (LCS). This line selects a block of memory up to 256K bytes long. This block always starts at location OH. It is almost always RAM (Random Access Memory).
 - 3.4.6.2.4. Mid-range chip selects (MCSO-MCS3). These are four chip select lines of up to 128K bytes in length which form a contiguous block. The start address of this block is programmable.
- All of these lines may be programmed for the number of wait states inserted, as well as whether the external ready signal should be taken into account.
- 3.4.7. Bus interface unit. This section of the processor generates the various control signals used by the system. These include read/write strobes, status lines, address and data lines as well as provision to halt the CPU (HOLD/HOLDA).

3.5. The CPU card design

From the discussion above it may be seen that several features are desirable in the CPU card :

- 3.5.1.1. Local EPROM storage.
- 3.5.1.2. Provision for interrupt driven serial I/O. As no existing serial interface cards make provision for this, it was decided to place two serial ports on the CPU card. This has the following advantages:
 - 3.5.1.2.1. The USART (Universal Synchronous/Asynchronous Receiver/Transmitter) chip is connected directly to the 80188 external interrupt lines. Any other organization would require an extra connector, as SABUS does not make adequate provision for interrupt lines.
 - 3.5.1.2.2. The USART chip selects are driven from the 80188's PCS lines. This saves address decoding circuitry.
 - 3.5.1.2.3. The USARTs' baud rates are generated by the 80188's internal timers. This saves space and gives the system two serial ports with independently programmable baud rates.
- 3.5.2. As a result of the above considerations, and as a result of the card size, the design shown in figure 3.1. was decided on. This consists of the following sections:

- 3.5.2.1. 80188 CPU, with a local and master bus. The master bus is SABUS, and the USARTs and EPROMs reside on the local bus. This saves on data bus buffers for these devices, but also means that they cannot be accessed from SABUS. It is however unlikely that this will be required. An Intel 8288 bus controller was chosen to control the master bus. Connection to the CPU's two DMA request lines, one for each DMA channel, are made via a connector on the rear of the card, as no provision is made for such lines on the SABUS connector.
- 3.5.2.2. Two 8251A USARTs and voltage level conversion devices for RS-232 compatibility. Connection to these two serial ports also is made via a connector on the rear of the CPU card, as is the case for the DMA request lines.
- 3.5.2.3. Four 28 pin bytewide device sockets. This allows any available EPROM to be inserted, with only software modification. These devices are selected by the 80188's memory device chip selects. This allows up to 128K bytes of memory using currently available devices.
- 3.5.2.4. SABUS interface. The SABUS interface performs the following functions:
 - 3.5.2.4.1. Buffering. Buffers are provided for the address, data and control lines. As discussed in section 3.5.2.1., SABUS is CPU's master bus. Note the buffering for the SABUS control lines is provided by the 8288 discussed in section 3.5.2.1. above, which also generates these signals.

3.5.2.4.2. Ready line synchronization. The 80188 CPU requires that transitions on its ready line (used to extend bus cycles for memory or IO devices for which a normal bus cycle is too fast) are synchronous with the CPU clock. Circuitry is provided to do this. This circuitry also lengthens the first bus bus cycle after a hold condition is releases, in order to ensure that the 80188 CPU's timing requirements are met.




Figure 3.1.

- 3.5.2.4.3. Clock line drive. The CPU clock is divided down, and used to drive the SABUS clock line.
- 3.5.2.4.4. Reset line drive. When the CPU card is reset, or is powered up, the SABUS reset line is pulled active by circuitry on the CPU card. This ensures that all peripheral devices on SABUS are reset.

3.6. Detailed design description

A detailed description and schematic diagram of the CPU card are provided in appendix B.

3.7. Testing the CPU card

Testing of the CPU card was done in several steps :

- 3.7.1. Initial testing involved writing a program, resident in the boot EPROM, which simply executed a continuous loop. This allowed the verification of the basic operation of the hardware, such as the clock and addressing of the boot EPROM.
- 3.7.2. The next step in testing involved writing a routine to output a fixed character string to serial port 0. This verified both the operation of the serial port and the CPU's on chip timers.

- 3.7.3. Once the operation of the serial ports had been verified a program which required the use of RAM was written. This was first tested with a static RAM card which does not make use of the SABUS WAIT line, in order to test the basic functioning of the SABUS interface. Once this was verified the static RAM card was replaced by the dynamic RAM card to be used in the final product. Use of this card verified the correct operation of the wait synchronization logic.
- 3.7.4. The final step in the process was to write a hex down load program. This program accepts an Intel format hex file on serial port 0, loads this into RAM and then executes it. This program was used to down load all later software, so avoiding the need to continually program, erase and reprogram EPROMs.

CHAPTER 4

THE TAPE INTERFACE MODULE

4.1. Introduction

The tape interface module consists of a pair of SABUS sized card which provide the physical interface between the controller and the tape transports, as well as certain timing and control functions. In the previous chapters the basic principles on which the design of the module is based were discussed. The module consists only of enough hardware to provide the bare minimum of functions, and makes use of DMA provided by the CPU card to execute high speed data transfers. This chapter provides a detailed description of the requirements and design of this module.

4.2. Requirements

The requirements of the module are as follows:

- 4.2.1. Electrical compatibility with the tape transports. The specifications of the transports were described in detail in a previous chapter, but may be summarized as follows:
 - 4.2.1.1. All outputs to the tape transport are open collector, high power TTL lines.
 - 4.2.1.2. All inputs to the interface module must be terminated by 330/220 Ohm TTL terminations.
- 4.2.2. The interface module should provide all critical timing. When designing microprocessor based equipment there is always a temptation to use the microprocessor itself to provide timing. This has the advantage of saving hardware, but has certain disadvantages both in general and in this specific case:
 - 4.2.2.1. In general, use of a program to control timing makes the program difficult to modify and difficult to document.
 - 4.2.2.2. The time taken to execute a section of a program will not be constant. This is for the following reasons:
 - 4.2.2.2.1. Interrupts. The data link is interrupt driven. Any interrupt activity makes the program timing unpredictable. If the microprocessor is providing the timing, then such activity cannot be allowed while a tape operation is in progress. The software could be so designed to ensure that this is the case, but this is a restriction which is

best avoided, especially as it would introduce undesirable interaction between the data communications and the tape operations sections of the program.

- 4.2.2.2.2 DMA activity. The DMA controller acts as a cycle stealing device. This means that the program may be suspended at any time to allow DMA activity. It may be expected that there will be DMA activity exactly at the time at which the timing of the tape operation is the most critical.
- 4.2.3. A study of the abilities required from the tape controller by the PDP-11, and the abilities of commercially available tape controllers shows that the controller should be able to execute the following set of operations:
 - 4.2.3.1. Read block. The controller must be able to read blocks both forward and reverse.
 - 4.2.3.2. Write block. Block writes must be done only in the forward direction, and the inter-block gaps must be programmable. The controller should produce gaps of the same length regardless of what the last operation was (for example, read or write).
 - 4.2.3.3. Write tape mark. The same conditions as for writing a block apply.
 - 4.2.3.4. Space blocks. The controller should be able to space blocks either forward or reverse. Block space operations are always aborted on encountering a tape mark.

- 4.2.3.5. Space files. This operation is required by the PDP-11 operating system. It is not however generally implemented in hardware as files are delimited in different ways depending on tape format. For example in the case of simple 'unformatted' (no format information in data records) tapes, files are delimited by tape marks, whereas in the case of ANSI format tapes, files are delimited by special records. As a result, the control of file space operations is left to software.
- 4.2.3.6. Rewind. The unit must, of course, allow rewind operations. It should be noted that the controller may, unlike for all other tape operations, assume the success of this operation. This is done as rewind operations can take a considerable amount of time, and no error condition other than gross transport failure can occur. As a result the controller should be able to sense when the transport is executing a rewind, and delay any subsequent operations until this is complete.
- 4.2.3.7. Off-line. The unit is set off-line when the tape must be changed, or other operator action is called for.
- 4.2.3.8. Status read. The status of a particular tape drive may be read.
- 4.2.4. Various other capabilities are desirable :
 - 4.2.4.1. The controller should be efficient. By this is meant that a minimum of time should be taken for the various operations. For example when spacing blocks the

tape should not have to stop at each block, nor indeed should any action on the part of the CPU be necessary.

4.2.4.2. The controller should be software intensive. As many as possible of the various operations should be performed by varying the software rather than the hardware. For example a single general hardware write operation should be capable of writing either a data record or a tape mark, simply by varying the programming of the controller hardware.

4.3. Design of the tape interface module

The various operations to be performed may be divided into four sections:

- 4.3.1. Status operations. These are operations which require little or no timing. These include status reads, rewind and off-line operations. The only hardware required to support are parallel I/O lines and buffers. The timing required is limited to providing minimum pulse widths on rewind and off-line operations, which can easily be done in software because the maximum pulse width is not critical.
- 4.3.2. Write operations. It may be seen from the diagrams in chapter 2 that the various write operations can all be performed as a single general write. A write with long gap only requires modified timing, and a write tape mark is simply a normal write block operation of only one character and a CRCC of all zeros. Several aspects of the timing of the write operation must be accurately controlled:

4.3.2.1. Character clock. This is the basic rate at which characters are written to the tape transport, and must be generated by the tape interface module. It is primarily used to generate write strobes, but is also used as the basic reference to set gap lengths, as will be explained later. The frequency of this clock is proportional to the tape speed, and must be accurate to 1%. From the discussion in chapter 2 it can be seen that it is necessary to change the gap between write strobes for the check characters. This may be achieved either by changing the division ratio of the character clock generator, or simply disabling the strobe for a number of character clocks. Of these two techniques the second is to be preferred, as it may be achieved with a minimal amount of extra hardware.

The design calls for nine bits of data to be transferred for each character written, but the DMA system transfers in bytes (eight bits). As a result, two full bytes must be transferred for each character written. This means that seven extra bits are available for control information. Two of these bits may be used as strobe enables, one to enable write strobes, and one to enable the WARS (write amplifier reset) strobe. The use of DMA will be further described in a later section.

Operation of this system is simple. In the case of nine -track operation the sequence of events is as follows:

4.3.2.1.1. The data characters are transferred to the interface module, all with the write strobe enable bit set, so generating write strobes.

- 4.3.2.1.2. Three dummy characters are transferred, with no strobe enable bits set. This generates a gap of four character spaces as required.
- 4.3.2.1.3. The CRCC is transferred with the write strobe enable bit set. This writes the CRCC.
- 4.3.2.1.4. Three further dummy characters are transferred as described above, generating the second required gap.
- 4.3.2.1.5. Finally another dummy character is transferred, but with it's WARS enable bit set. This results in the LRC being written.
- 4.3.2.2. Inter-block gaps. In order to write tapes with the correct inter-block gaps the following time periods must be controlled:
 - 4.3.2.2.1. Time delay between starting tape motion (with SFC) and writing the first character. This, in conjunction with the position of the head as a result of the previous operation, sets the interblock gap.
 - 4.3.2.2. Time delay between writing the LRC and deactivating the motion command. This sets the point at which the head will stop.
 - 4.3.2.2.3. Also required, for obvious reasons, is a counter for the number of characters to be written.

These times can be set by means of three counters in sequence, the first counting the start gap, the second the number of characters, and the third the stop gap. The second counter must clearly be clocked by character clock, but in fact it is advantageous to have all three counters clocked at this rate. The reason for this is that most manufacturers of tape transports set the start and stop times in such a way as to make them inversely proportional to the tape velocity. This means that if the counters which set the gaps are clocked character clock (proportional from the setting velocity) the counter remain constant, regardless of tape velocity.

- 4.3.3. Read operations. Read block operations are in general simply a matter of setting the tape in motion and waiting for read strobes. As each character is clocked in it is transferred to memory by DMA. The operation of the DMA circuitry will be further described in a later section. There are however three aspects of the timing of read operation that deserve attention:
 - 4.3.3.1. It is important that the position of the head after a read operation is known precisely, so that a possible subsequent write operation will have the correct inter-block gap. This means that a counter is required to set the delay from the end of the block to removing the tape motion command.
 - 4.3.3.2. From the above it can also be seen that it is important to be able to detect the end of a block accurately and repeatably.

4.3.3.3. The controller should also have some way of distinguishing the check characters from the data in a block. This is not absolutely required for simply reading a block and detecting errors, but is convenient, and is mandatory if error correction is contemplated.

All of the above requirements are inter-related, and will be discussed once the requirements of space operations have been described.

4.3.4. Space operations. Space operations are performed in hardware only for blocks. Space operations must stop on detecting a tape mark, and so it is necessary for the hardware to be able to detect a tape mark without CPU intervention. How this is accomplished will be discussed in the next section. It should be noted that space operations must also, as for read operations, stop with the head in a known position relative to the last block or tape mark passed.

4.4. Format recognition

- 4.4.1. In the sections above the requirements for the various tape operations were discussed. From these it is obvious that the timing module must be able to recognize certain elements of the tape format. These are as follows:
 - 4.4.1.1. Inter-block gaps. The timing module must recognize inter-block gaps for two purposes:

- 4.4.1.1.1. The inter-block gap terminates a read block operation.
- 4.4.1.1.2. For space operations the blocks must be counted. This means that no glitches or double transitions can be tolerated, as these would be counted as blocks.
- 4.4.1.2. End of file marks. The timing module must detect tape marks both in order to inform the controlling program that a tape mark was passed, as well as in order to terminate a space blocks operation.




Figure 4.1.

- 4.4.1.3. Check characters. Check characters must be detected in order to allow error correction. Note that even if error detection is not contemplated, the availability of status information indicting whether or not a character is a check character not only simplifies programming, but also provides an extra check on data validity.
- 4.4.2. In order to meet these requirements a state recognizer was designed. This makes use of the timing signals from the tape transport to synchronously track at which point in a block the tape head is. This state information is read in together with each input character, so allowing the program to determine whether a particular character is a data or check character. In addition this state information, when decoded and processed with further timing information, provides signals denoting that the tape head has passed over a file mark and that the tape head is passing over an inter-block gap. A detailed description of this circuit is given in section 4.6.

4.5. DMA Logic.

4.5.1. In previous sections of this chapter, reference was made to the use of DMA for both write and read operations. In section 4.3.2.1. the need for to bytes of data to be transferred for write operations was discussed. Similarly for read operations a minimum of nine bits (eight data and one parity) must by transferred for each character read from tape. As the data is read/written from one port, and the parity and associated information read/written from another port it is necessary to use two DMA channels for both read and write operations.

DMA requests are generated by the tape interface card setting the DMA request lines active. Note that these lines do not form a part of SABUS, but are on an auxiliary connector on the back of

both the CPU and tape interface card. Connection between these two connectors is made by ribbon cable. It should further be noted that as the CPU does not generate DMA acknowledge signals these must be synthesized by the tape controller card from the read and write strobes to the IO ports in question. The operation of the DMA system will now be described individually for read and write operations.

4.5.1.1. Write operations. For write operations the DMA controller is set for destination synchronization. means that each DMA channel will transfer a single byte from memory to an IO port on each occasion that the DMA channel question's DMA request line is taken active. destination address of DMA channel O is set to the address of the data output port of the tape interface module, while the destination address of DMA channel l is set to the address of the parity and strobe enable port. The source addresses of the DMA channels are set respectively to the address of a block of memory containing the data to be written, and to the address of a block of memory containing the parity and strobe information to be used. As soon as the operation is initiated, the two DMA request flip-flops in the tape interface module are set, taking the DMA request lines active. The first character, its parity and its strobe information is then transferred to the tape interface's output latches/buffers. Each write operation resets appropriate DMA request flip-flop. The data stored in the latches is written to tape by a write strobe generated by the timing section. This strobe also sets both DMA request flip-flops, resulting in the transfer of the next character and its associated information. This process continues until the write operation is complete. Note that as the timing of the write strobes is set by the timing section, rather than the DMA system, the only timing specification which the DMA system must meet is that of maximum time from DMA request line active to transfer completed.

4.5.1.2. Read operations. Operation of the DMA system for operations is very similar to that for write operations, with certain exceptions. For read operations the DMA controller is set for source synchronization. This means that each DMA channel will read a single byte from an IO port into memory on each occasion that the DMA channel in question's DMA request line is taken active. The source address of DMA channel O is set to the address of the data input port of the tape interface module, while the source address of DMA channel l is set to the address of the parity input port. The destination addresses of the DMA channels are set respectively to the address of a block of memory into which the data must be read, and to the address of a block of memory into which the parity information must be read. Each read strobe sets two DMA request flip-flops, and the character read in and its parity information is then transferred to the tape controller memory. Each operation resets the appropriate DMA request flip-flop. This process continues until the read operation is complete. As case for write operations, the only specification which the DMA system must meet is that of maximum time from DMA request line active to transfer completed. Note that the DMA channels remain active until the DMA operation is aborted by the program, once the end of the block being read has been reached.

4.6. Design Description

A block diagram of the timing module is shown in figure 4.1., and appendix C contains a detailed circuit diagram and circuit

description. The module is composed of two SABUS cards. These cards are connected via a 40 way ribbon cable of which two lines are also connected to the CPU card. These are the DMA request lines. Connection to SABUS is made only via the SABUS connector on card 1, with the connector on card 2 being used only as a mechanical connection. This allows both cards to be simultaneously debugged with only one extender card. Card 1 also has the write data and control connectors to the tape transports, while card 2 contains the read data connector. The design will now be described in terms of the blocks given in figure 4.1.

- 4.6.1. SABUS interface. The SABUS interface's function is to provide address decoding, as well as buffering for the data bus and control lines. The base address of the module is wire-wrap selectable. All of the components related to the SABUS interface are located on card 1.
- 4.6.2. Output buffers. The output buffer section of the module provides both buffering and latching of signal to be outputted to the tape transports. All of these devices reside on card 1. This section may be further subdivided into three subsections:
 - 4.6.2.1. Data output latches. These latches latch the output data and parity information to the tape drives, as well as strobe enable information. The data and parity bits are buffered and transmitted to the tape transport, while the strobe enable bits are gated with signals from the timing generator to provide write and write-reset strobes to the transports. Data transfer to these latches is always by DMA, as described in section 4.5.

- 4.6.2.2. Configuration latch. This 8-bit latch sets the configuration of the module. It has the following outputs:
 - 4.6.2.2.1. Drive select lines. Two bits are used to select the tape transport.
 - 4.6.2.2.2. Count select lines. These two lines are fed to the timing section of the module, and will be described in a later section.
 - 4.6.2.2.3. Forward/reverse select line. This line selects the direction of tape motion.
 - 4.6.2.2.4. Read/write select line. This line selects whether a read or a write operation is to be performed.
- 4.6.2.3. Command output latch. It is the function of the command output latch to provide signals to the module which may be used to drive edge sensitive inputs. In order to achieve this a bit addressable latch is used, so as to allow only one bit at a time to be updated without raising the possibility of unwanted transitions on any other bit. This latch provides edge sensitive signals, such as the tape motion command lines, direct to the tape drive as well as a GO (start operation) and a board reset signal to the rest of the module. The outputs of the latch are reset to a logical zero by the SABUS reset signal, which sets the board reset active, and all other signals inactive. This prevents the module from generating any unwanted signal during power up.

- 4.6.3. Input buffers. The input buffer and latch section resides on card 2, and consists of two subsections:
 - 4.6.3.1. Data input buffers and latches. These two 8latches latch data and parity from the tape transports, as well as status information from the rest bits include module. These status information from the format recognition section, and a bit from the DMA section which indicates the occurrence of a DMA error. This status information is stored for each character which is read in. The latches clocked by the read strobe from the selected tape transport. Transfer from both these buffers is always by DMA, as is that of the latches used to output data and parity information.
 - 4.6.3.2. Status input buffer. This buffer buffers several lines which are taken directly from the tape transports, as well as two signals from the timing module itself. These signal are a run signal, which indicates whether the module is executing a command, and an EOF signal, which indicates that a tape mark was passed during the process of the last command. Note that these signals are not latched, and represent the status of the unit at the time of the read, rather than at the time that the previous operation terminated, as is the case for the other input lines.
- 4.6.4. Format recognition section. The function of this section, which resides entirely on card 2, was described above. It consists essentially of a state machine, timing circuits and state decoding logic. The state machine consists of three JK flip-flops and their associated gates. The state machine is clocked by the read strobe from the

tape transports, and has two inputs which indicate timing information. These two input are SG (short gap) and LG (long gap). SG is active when a strobe has not been detected for two character clocks, and LG when a strobe has not been detected for ten character clocks. Both of these signal are generated by programmable timers, so allowing operation with tape transport of various speeds. The state decoding logic provides two signals, the first denoting that the head is passing over a inter-block gap, and the second that an EOF mark has been passed.

- 4.6.5. Timing generation section. This section generates signals which require precision timing, such as the tape motion signals and the write strobes. The timing section consists of several sections:
 - 4.6.5.1. Master clock. The master clock consists of a Colpitts oscillator, which was chosen above logic gate oscillators for its superior accuracy and start-up performance [13]. This section generates a 5 MHz square wave, which is used to derive all other module timing.
 - 4.6.5.2. Character clock generation. The character clock is generated by dividing the master clock by a programmable ratio. This signal is used to generate write strobes, as well as for timing purposes.
 - 4.6.5.3. Start counter. This counter sets the delay from the start of an operation to the beginning of the count phase of the operation. This only has real significance in the case of write operations, when this is when the first character is written. For all other operations this counter, although still in the timing

chain, is set to a small nominal value. This counter is programmed in multiples of character clocks.

4.6.5.4. Main counter. This counter counts either write strobes, read strobes or blocks, as defined by the count select lines mentioned in section 4.6.2.2. The time during which this counter is active is known as the count phase, and this phase may be ended either by the counter reaching zero or by a programmable end condition. This end condition is programmed by the same count select lines as the items to be counted. Three combinations are valid for the count select lines. These are as follows:

4.6.5.4.1. Count select of 00. This value selects the counting of write strobes, and no end condition. This is used for write operations, which always end only when all characters have been written.

4.6.5.4.2. Count select of Ol. This value selects the counting of read strobes, and an end condition of encountering a inter-record gap. This is used for read block operations, when the operation is normally terminated at the end of a block (e.i. when an inter-record gap is encountered) or when some maximum number of characters is exceeded. This last condition is an error, and the operation is ended to avoid buffer overflow.

4.6.5.4.3. Count select of 10. This value selects the counting of inter-record gaps encountered, and an end condition of passing a tape mark. This is used for space operations, where a specified

number of blocks must be spaced, and the operation must be aborted on encountering a tape mark.

- 4.6.5.5. Stop counter. Once the end of an operation is encountered (the last write strobe generated or read strobe encountered), a delay must occur before the tape motion command is deactivated, in order to ensure that the tape head stops at the correct point relative to the end of the last block or tape mark. accomplished by the stop counter, which is programmed in multiples of character clocks.
- generation DMArequest section. This generates two DMA request signals which are passed to the CPU card. The operation of the DMA system was described 4.5. This section consists extensively in section essentially of six flip-flops. The first two are used to generate DMA requests for write operations. The first flip flop generates a request signal for the data latch's DMA channel, and the second for the parity and strobe enable latch's DMA channel. Both of these flip-flops are set by either a write strobe (including dummy writes) or by the GO signal. The GO signal loads the data for the the first write into the latches. The flip-flops are reset by a write to their respective latches. The next two flip-flops perform a similar function for read operations, with the exception that the flip-flops are set only by the read strobe. The final two flip-flops are used to detect DMA overrun errors which occur in the event of a DMA cycle being required before the previous cycle is complete.

4.6. Testing the timing module

Testing of the timing module proceeded in several steps:

- 4.6.1. As a first step the operation of the master oscillator was checked.
- 4.6.2. Following this the operation of the SABUS interface was checked. This involved ensuring that the module was being addressed at the correct base address, and that all ports were receiving strobes. For this purpose special programs were written.
- 4.6.3. The next step in the testing process was to check the timing generation section of the module. This step in fact proceed in tandem with the software development, simplified versions of the software being used to verify correct hardware operation. This process culminated in the verification (with a logic analyzer) that the timing module produced the correct waveforms for a write block operation. At this stage the operation of the DMA generation section was also verified.
- 4.6.4. Once the operation of the timing section of the module had been verified the operation of the format recognition circuit was tested. This was done simply by looping the interface back by connecting the WDS, WARS and RDS lines. In this way the correct operation of the format recognition circuit was checked on the logic analyzer.
- 4.6.5. Once the above were completed the module was tested in conjunction with an actual tape transport. First it was verified that the tape controller could read tapes that it

has written, and then it was verified that the controller could read tape written by other systems, and that the controller could write in a format that is readable by other systems.

CHAPTER 5

THE RSX-11M OPERATING SYSTEM

5.1. Introduction

RSX-llM is the operating system in use on UCT's PDP11-23 computer system. It is a multi-tasking, multi-user operating system, written and supported by Digital Equipment Corporation, the manufacturer of the PDP-11, and is designed to run on PDP-11 systems which support memory management. This chapter provides a very brief introduction to this operating system and it's I/O subsystem. More information may be found in references [16], [17] and [18].

As PDP-11 systems are used mainly in industry and scientific applications it is important that the operating system should be both fast and versatile enough to allow the user to introduce his own hardware into the system configuration. RSX-11M has been designed to provide a high level of performance in computer systems which have relatively small memory spaces, and limited processing power. As a result the operating system's design goals have been to minimize code size, and to maximize processing

speed. To meet these goals the RSX I/O system attempts to centralize as many as possible of the common I/O functions, thus eliminating repetitive code, as well as allowing this code to be written as efficiently as possible. In order to achieve this centralization, the system makes extensive use of data tables to drive the centralized code, reducing substantially the the amount of code required for individual devices.

5.2. I/O system structure

The I/O system is structured as a loose hierarchy. The term 'loose' here means that the hierarchy can be entered at any level, not just at the highest level as in a 'tight' hierarchy. Tight hierarchies exist primarily for reasons of security, but can be inefficient, and are not very versatile. The upper level of the hierarchy is split into two sections, privileged and non-privileged. Non-privileged tasks are normal user programs, while the privileged tasks are normally associated with the operating system itself, and cannot be executed by a normal user. Typical examples of privileged tasks include dismounting a disk or obtaining exclusive use of a peripheral device. For simplicity the discussion below will be limited to non-privileged tasks. These tasks issue I/O requests which are processed by the following layers of the operating system:

5.2.1. FCS/RMS. The File Control Services (FCS) and Record Management Services (RMS) are at the top of the I/O hierarchy. These services provide device independent access to I/O devices, in the form of file access and record access respectively. The FCS/RMS system functions essentially by converting high level (Get and Put) commands into QIOs (Queued I/O requests).

- 5.2.2. QIO directive. The QIO directive is the lowest level of I/O which a task can request. All QIO requests are processed by the executive to prevent tasks from interfering with each other.
- 5.2.3. Executive I/O processing. Once the QIO has been passed to the executive it it processed further by the following subsections of the executive:
 - 5.2.3.1. An Ancillary Control Processor (ACP). An ACP is responsible for for maintaining file structure and data integrity for devices which are file structured. The ACP translates virtual QIOs (the block to be processed is specified by position relative to the file which contains it) to logical QIOs (block specified as a physical block eg. sector 10, track 13 etc). An ACP typically exists for each class of file structured device in the system. It should be noted that the ACP is a task, rather than part of the executive itself.
 - 5.2.3.2. Executive I/O processing. This can be divided into three areas:
 - 5.2.3.2.1. QIO directive processing. This subsection of the executive provides services such as direction to the required device, multi-user protection etc.
 - 5.2.3.2.2. The I/O driver (or device driver). The I/O driver provides the device dependant I/O code. Also associated with each device driver are data tables, which provide information to the executive relating to the status and abilities of the

device. Device drivers may be either resident (always in the system) or loadable (only inserted into the system if required). The driver's function will be discussed in detail in a later section.

5.2.3.2.3. I/O related subroutines. As discussed earlier, the executive provides a wide variety of services to the driver. These centralized subroutines provide services related to interrupt processing, decoding of I/O requests and the buffering of data. Several individual routines are discussed in a later section.

5.3. The role of the device driver

The device driver provides several services, which may be most easily described in terms of the driver's entry points.

- 5.3.1. I/O initiator. The executive calls this entry point to inform the driver that an I/O request is waiting to be serviced. The device driver then makes use of the appropriate executive routine to obtain information on what the desired operation is, and then executes the appropriate steps in hardware to complete the operation.
- 5.3.2. Cancel I/O. The executive calls the driver at this entry point if it becomes necessary to abort the current I/O request.
- 5.3.3. Time-out. The device driver can establish a time-out count. This is decremented by the executive at regular

intervals, and if it reaches zero a call to this entry point is executed.

- 5.3.4. Power failure. The executive calls the the device driver's power fail entry point under three conditions:
 - 5.3.4.1. When power is restored and an I/O request is in progress or, optionally, on all occasions that power is restored.
 - 5.3.4.2. When the system is bootstrapped. A power fail recovery is simulated whenever the system is first started, allowing the driver to carry out any required initialization.
 - 5.3.4.3. When a loadable device driver is loaded. This is once more to allow initialization of the driver, and is optional.
- 5.3.5. Device interrupt. An I/O device may optionally have an interrupt (or two interrupts, for a full duplex device such as a serial line) associated with it. The device interrupt is entered when the I/O device requires service from the driver. This typically occurs when an previously initiated I/O operation ends.

5.4. Data structures

Two sets of data structures are associated with the device driver. These are firstly static data tables used to provide information on the device to the executive, and secondly dynamic

structures, created and deleted by the executive, containing information specific to a particular I/O request.

5.4.1. Static data structures. These structures are created, in code, at the time that the driver is assembled. Three structures are used, all of which are inter-related. These are the Device Control Block (DCB), the Unit Control Block (UCB) and the Status Control Block (SCB). RSX-ll recognizes devices (a particular type of peripheral, for example a specific disk drive), units (the individual peripherals) and controllers (a particular controller can control more than one unit). The device control block is used by the executive to obtain information on the characteristics of the device, the UCB to store information relating to each individual unit in the system, and the SCB to store status information for each device controller in the system. Strictly speaking, another structure is used, the interrupt vector, but this will be discussed when interrupt handling is discussed. Space does not allow a discussion of all the fields in each structure, so only the most important will be discussed here.

5.4.1.1. The DCB. At least one (and normally only one) DCB exists for each type of device in the system. Almost all of the data in the DCB is established by the assembly source code, and never modified. All the DCBs in the system form a linked list, and each DCB also contains a link to the driver code, as well as to the UCBs associated with the device. The driver itself does not normally use any of the information in the DCB, which is provided mainly to inform the executive of the characteristics of the device associated with it. The most important fields in the DCB are the following:

5.4.1.1.1. D.LNK. This is the link to the next DCB.

5.4.1.1.2. D.UCB. Link to the first UCB associated with the device.

5.4.1.1.3. D.DSP. Address of the driver dispatch table. This is a table containing the addresses of the driver entry points discussed above, and is contained in the driver code.

5.4.1.1.4. D.NAM. This is the two character name of the device eg. MT. All entry point names in the device driver code begin with these two characters.

5.4.1.1.5. Function masks. I/O functions RSX-11 are encoded as an 8 bit code, so allowing functions. For general 256 possible operations, of these only one, cancel I/O, is mandatory and only two, attach and detach unit, have fixed interpretations if used. For operation as a file device in conjunction with RSX-11, however, the first 32 function codes (0-31) have fixed meanings. In order to aid in the processing of these 32 functions, four bit by bit masks exist, each bit in the four masks corresponding to a particular function code. Each mask represents a particular type of function, and so informs the executive on the appropriate action to take for that function. Before a function request is passed to the device driver, the executive examines these four masks to determine what action should be taken. This process will be further described in

section 5.8.3. A bit representing a function is set in a particular mask if the function is of the mask type. Each mask contains 32 bits. The following masks, and hence function types exist.

- 1. Legal function mask. If the function bit in this mask is not set then the function is rejected.
- 2. No-op function mask. If the bit is set in this mask then no action on the part on the driver is required to execute the function.
- 3. Control function mask. This is a "normal" function. The I/O packet is created by simply copying the DPB information. Any function not represented in the function masks (not in the 32 most common functions) is assumed to be of this type.
- 4. ACP function mask. Functions with the ACP bit set are passed to an ACP for processing. If the legal function bit is set for a function, but neither the no-op, control or ACP bit is set then the function is a transfer function. Transfer functions are function which require a data transfer, and hence have a buffer address in the I/O packet.
- 5.4.1.2. The UCB. One UCB exists for each device unit in the system. Information in the UCB relates to each individual unit, and although established initially in

assembly source code is often modified by both the executive and driver. The UCB also contains a pointer to the SCB associated with it. The most important fields in the UCB are the following:

- 5.4.1.2.1. U.STS, U.ST2. These fields store the unit status.
- 5.4.1.2.2. U.CTL. The unit control flags. This stores various status bits, including the UC.NPR bit. If this bit is set then any buffer addresses supplied to the driver are formatted for DMA transfers, else the buffer addresses are formatted for program transfers.
- 5.4.1.2.3. U.UNIT. This stores the unit number to which the UCB refers.
- 5.4.1.2.4. U.CW1, U.CW2, U.CW3, U.CW4. These are control words. Their meaning is device dependant.
- 5.4.1.2.5. U.SCB. Pointer to the SCB for this unit.
- 5.4.1.2.6. U.BUF. Address of the data buffer for the operation (if any).
- 5.4.1.2.7. U.CNT. Size of the data buffer in bytes.
- 5.4.1.3. The SCB. One SCB exists for each device controller in the system. The SCB relates essentially

to the number of operations which can be performed simultaneously. If there is only one controller for a particular device in the system, only one operation can be performed at a time regardless of the number of units in the system. If on the other hand there are two controllers in the system, then two units can be operated on simultaneously, requiring two SCBs. Most information in the SCB is dynamic, although the structure itself is static. The most important fields in the SCB are the following:

- 5.4.1.3.1. S.LHD. The listhead of the I/O queue.
- 5.4.1.3.2. S.CTM, S.ITM. These are the initial and actual time-out counts. The initial time-out count (in seconds) is kept in S.ITM, and is copied to S.CTM when an I/O operation is begun in hardware. A time-out occurs when this reaches zero.
- 5.4.1.3.3. S.CON. Controller index.
- 5.4.1.3.4. S.STS. Controller status.
- 5.4.1.3.5. S.CSR. This is the base address of the controller hardware. The use of this field gives the device driver independence from the actual address of the hardware that it controls.

In the particular case being considered here, a single DCB is used to describe the characteristics of the tape units, and two UCBs are used as two tape transports are to attached to the PDP-11. As there is only a single controller, and only a single serial link to it, a single SCB must be used.

- 5.4.2. Dynamic data structures. These data structures are created by the executive, and their operation is normally transparent to the driver. It is, however, necessary to have an understanding of them in order to fully understand the role of the device driver.
 - 5.4.2.1. The I/O packet. The I/O packet contains information from two sources:
 - 5.4.2.1.1. The QIO. Information on the requested I/O operation such as the function code and data address are copied from the QIO DPB (Directive Parameter Block) to the I/O packet.
 - 5.4.2.1.2. The requesting task. Information on the requesting task such as its priority and the address of the task header are also contained in the I/O packet.

The I/O driver does not normally access the I/O packet directly, but uses executive service subroutines to extract information from it.

5.4.2.2. The I/O queue. Once the I/O packet described above has been generated it is inserted into a device specific I/O queue. The I/O queue is priority ordered, and one such queue exists for each device controller in the system. The SCB associated with the device stores the queue's listhead. As in the case of the I/O packet, the device driver does not normally manipulate the queue directly, but makes use of the executive service routines.

RSX-11M

5.4.2.3. The fork list. The fork list is a mechanism by which RSX-ll synchronizes the access of interrupt driven processes to shared data bases. This is will be discussed further in the following section, which discusses interrupt handling under RSX-ll in general.

5.5. Resident and loadable device drivers

Device drivers may be either resident or loadable. The differences between these two types of driver will now be discussed.

- 5.5.1. A resident device driver is a permanent part of the executive, and can only be changed at system generation time. This means that if it is required to change the driver source code or the data tables, the entire executive must be rebuilt. As a result of this user written device drivers are almost always loadable.
- 5.5.2. A loadable device driver can be inserted into or removed from the system at any time. The use of loadable drivers has the following advantages:
 - 5.5.2.1. Debugging is much easier as it is not necessary to rebuild the entire system (this takes, at best, several hours).
 - 5.5.2.2. The load task, which inserts drivers into the system, does a variety of checks on the integrity of the driver and its data tables before the driver is loaded. This helps in detecting errors before they cause problems in the system.

The primary difference between resident and loadable device drivers is in interrupt handling. This will be discussed in the next section. It should be noted firstly that it is possible to have resident data tables and loadable driver code, and secondly that unloading a driver does not unload a data base, even if the data base is loadable. To remove the data base the system must be rebooted.

5.6. Interrupt handling under RSX-11M

As discussed earlier, each device controller can have associated with it an interrupt or, in case of a full duplex device, two interrupts, one for receive and one for transmit.

5.6.1. The interrupt vector. When an interrupt occurs in hardware the LSI-11 processor will acknowledge the interrupt, at which point the interrupting device will transfer the interrupt number to the processor. interrupt number forms an index to a two word interrupt vector in memory. The address of the interrupt vector is calculated by multiplying the interrupt number by four. The first word of the interrupt vector is the address of the service routine, while the second word is used to replace the program status word in the LSI-ll processor. The status word contains two important pieces of information :

5.6.1.1. The priority of the process. The LSI-11 CPU can operate at one of eight priorities, 0 to 7. This priority is encoded in three bits of the status word, and when the status word is replaced a new priority is set. This priority is always set to 7 in the interrupt vector. As the CPU cannot be interrupted by a device

with lesser or equal priority a priority of 7 correspond to all interrupts being disabled. This allows the CPU to handle the interrupt without being interrupted itself.

- 5.6.1.2. The condition code bits of the status word (the lower four bits) are normally used to encode the number of the controller to which the interrupt refers. This immediately informs the device driver which hardware controller it is servicing, and so also which SCB it should obtain information from on the nature and status of the I/O operation in progress.
- 5.6.2. Establishing the interrupt vector. The interrupt vector is established in different ways for resident and loadable device drivers.
 - 5.6.2.1. Resident drivers. For resident device drivers the interrupt vector is established at bootstrap time and cannot be altered later. The vector is coded in the assembly source code, and is inserted into memory at the the same time as the rest of the executive.
 - 5.6.2.2. Loadable drivers. Loadable device drivers only have their interrupt vectors set at the time that the driver is loaded. The interrupt vector is calculated by the RSX-llM load task from information in the data base and in the driver task file. When a driver is unloaded the interrupt vector is set to the system nonsense interrupt. Note that a device driver can in fact only be loaded if the interrupt vector which it must use is set to this value. It should also be noted that because of the memory mapping of the driver the interrupt must be redirected via the executive for a loadable device

driver, and in fact this requirement necessitates the use of an executive service routine to handle interrupts, as will be discussed below.

- 5.6.3. Programming protocol. When a device interrupts, the device driver is entered at the interrupt entry point. At this stage the CPU priority is seven, and no other process can obtain CPU time. As this is a multi-user, multi-tasking system it is of critical importance to minimize the time spent in which other interrupts cannot be acknowledged. The RSX-llM operating system in fact provides three distinct levels of interrupt sensitivity.
 - 5.6.3.1. Priority 7. This is the state described above. By convention processing at this level is limited to a maximum of 100 uS. If processing can be limited to this time, then the driver can simply process the interrupt, and return with minimum overhead. Normally however this is not possible and it is necessary to drop to a lower priority level.
 - 5.6.3.2. The priority of the interrupting source. This level disallows interrupts from the same device as generated the interrupt, or any of lower or equal priority, but allows interrupts from a source of higher priority. Driver almost always make use of executive service routines to drop to this level, as this both simplifies coding and is in fact required by loadable device drivers. The service routine also routinely saves two of the CPU registers (R4 and R5). Processing time at this level should not exceed 500 uS.
 - 5.6.3.3. Fork level. Interrupt handlers often require more time than is allowed by the level described above,

or they require access to common data areas which might be corrupted by unrestricted access. In general there are two possible systems for controlling access to data areas by interrupt driven software.

5.6.3.3.1. Interrupt lockout. This system simply involves disabling all interrupts until the present interrupt has completed processing. This system has the advantage of being simple, and is the most efficient of the two systems, but is incapable of meeting the response time requirement of the system.

5.6.3.3.2. Priority queuing. This system involves operating the interrupt driven software in the uninterruptable mode for only as long as is absolutely required by the nature of the device, and then queuing the process to allow it to complete processing at a later time. RSX-11M provides a mechanism called a fork list implement this system.

A process becomes a fork process by calling the executive routine \$FORK. When this occurs the executive stores a "snapshot" of the process, and queues the process in a first-in-first-out queue. Once the process has worked its way to the head of the queue the process is restored, and has unrestricted access to all common data areas. The process exists in a state between that of an interrupt process and that of a normal task. A fork process is fully interruptable, but the process is guaranteed sole access to the common data areas as all other process which might wish to access such areas must also make use of the fork list to obtain access.

This technique allows the interrupt process to spend a minimum of time in the uninterrupable state, but still get uninterrupted access to the system data areas. Note that no normal tasks will be run until the fork queue is empty. It should also be noted that this technique assumes that all code in the system is well behaved, and does not make accesses to system data tables unless SFORk has been called.

5.7. Executive services available to device drivers

In the sections above mention was made on several occasions of executive services available to the device driver. The most important of these services will now be discussed briefly.

- 5.7.1. Get packet (\$GTPKT). Once an I/O packet has been queued, the executive calls the device driver. The driver then calls \$GTPKT to obtain work. If work is available the executive dequeues the highest priority packet and sets the controller to busy. Information on the I/O request is also copied to the UCB of the device for which the I/O request is intended. If no work is available \$GTPKT returns an indication of this, and the driver returns control to the executive. Note that no distinction is made between no work because the controller is busy, and no work because the I/O queue is empty.
- 5.7.2. Get byte (\$GTBYT) and put byte (\$PTBYT). These two routines respectively get and put a byte of data to and from the specified data buffer. The address of the next byte is stored in the UCB, and these routines update this for the next operation.

- 5.7.3. Interrupt save (\$INTSV). This routine is called by the driver in order to drop it's priority to that of the interrupting device, and to save CPU registers 4 and 5. This routine is normally called via the INTSV\$ system macro, which automatically adjusts the call parameters to suit either a resident or loadable device driver. The INTSV\$ macro also sets the mapping of the LSI-ll memory management unit.
- 5.7.4. Fork (\$FORK). This inserts the calling process into the fork queue, as discussed above in the section on interrupts. The driver must have called \$INTSV before calling \$FORK.
- 5.7.5. I/O done (\$IODON). At the completion of an I/O request the \$IODON routine is called to inform the executive that the I/O request is complete. The driver returns two words of status information, describing the results of the I/O operation, which are returned to the task which issued the I/O request. The routine also sets the SCB status to idle. When \$IODON completes, the driver executes a call to \$GTPKT to see if there is more work in the queue, and only if the queue is empty does it return control to the executive.

5.8. Flow of an I/O request

In order to describe how the various parts of the RSX-llM I/O system fit together, the flow of a typical I/O request will now be described. For the purposes of this discussion it will be assumed that this is the only current I/O request, and that no errors are encountered.

- 5.8.1. The task issues an I/O request. The executive checks to see that the I/O request has been directed to a valid unit, and that no redirection is required. If redirection is required the executive traces the redirection path until the target device's UCB is located. Various other checks on the validity of the I/O request are then done, and the status return area is cleared.
- 5.8.2. The I/O packet is created. The executive obtains an area of dynamic storage, and creates the I/O packet from the I/O request's DPB (Directive Parameter Block).
- 5.8.3. The executive validates the function. The requested function is one of four types, as discussed in the section describing the DCB. The DCB's function masks are used to decide the function type, which is then processed further as described below.
 - 5.8.3.1. Control functions. These are simply queued to the driver.
 - 5.8.3.2. No-op. A function which is set as a no-op does not require driver processing, and is hence simply processed to completion by the executive.
 - 5.8.3.3. ACP. ACP functions are queued to the appropriate ACP, which then reissues the request as a series of functions which can be performed by the driver.
 - 5.8.3.4. Transfer functions. Transfer functions are checked for valid data buffer addressing, and then queued to the driver.

- 5.8.4. Driver processing. Once the above steps have been accomplished the driver is called, which then calls \$GTPKT to obtain work. Once the driver obtains this work it initiates the required operation in hardware, and returns to the caller to wait for an interrupt. Operations not requiring interrupts continue directly from this point to the I/O done section (see 5.8.6.).
- 5.8.5. Interrupt processing. When the I/O process interrupts, the interrupt causes a direct entry into the interrupt code of the driver. The driver will then go through the various levels of interrupt processing as described above, and either continue to the next section, or issue a further I/O operation in hardware and continue to wait for this to complete.
- 5.8.6. I/O done processing. When the I/O operation is complete the driver calls \$IODON as described above. The executive returns the results of the I/O operation to the requesting task, and the driver is then ready for the next I/O request.

CHAPTER 6

THE DEVICE DRIVER

6.1. Introduction

This chapter discusses in detail the device driver written for the tape transport controller. The previous chapter provided a basic description of RSX-11M, and of the general requirements for any device driver. This chapter will concentrate on the the requirements of the particular driver required for the tape transports, and will also lead in to the discussion of the software imbedded in the actual tape transport controller.

6.2. Requirements for the driver

Several requirements for the device driver have been mentioned in previous chapters. These are listed below, as are several other features which would be desirable:

- 6.2.1. The driver must, of course, meet the requirements for device drivers under RSX-llM as described in the previous chapter.
- 6.2.2. The device driver must, as far as possible, emulate a known tape transport/controller combination. The controller chosen for this purpose was the TM-ll controller, manufactured by DEC. This emulation can be summarized as follows:
 - 6.2.2.1. The device driver must execute the same set of instructions as the original controller.
 - 6.2.2.2. The device driver must provide the same status returns as the TM-ll controller. It is very important that the driver should return both the same status words and and should affect the tape units characteristics bits in the same way, under both normal and error conditions. In practice we can expect that this goal will not be totally achievable as the TM-ll and the controller to be designed are physically very different.
 - 6.2.2.3. The device driver must appear identical to MT-drive (the device driver used in conjunction with the TM-11 controller) as far as the operating system is concerned. As discussed in the previous chapter, the executive obtains information on the characteristics of the device from the drivers data tables. These tables should obviously be the same as the TM-11's tables, or at least as close as is possible, given the differences between the devices.

- 6.2.3. The device driver should be as compact as possible. There are several reason for minimizing the drivers code size:
 - 6.2.3.1. Limited space is available for loadable device drivers. All loadable device drivers under RSX-llM are mapped onto kernel APR5. As each memory mapping register can access only 8K bytes of memory all loadable device drivers in the system must have a total size of less then 8 K bytes, or must modify the system memory map when they execute. As altering the system's memory map is both difficult and time consuming it is desirable that the driver should take up a minimum of storage space.
 - 6.2.3.2. The device driver should use as little of the PDP-11/23's CPU time as possible. Much of the drivers code is executed with interrupts locked out, making it important to minimize code size, and execution time.
 - 6.2.3.3. It is also desirable to have a minimum of code to debug. As driver code is always privileged, and executes as part of the executive, any error will almost inevitably cause a system crash. Another factor to be considered is that because the driver executes as part of the executive one runs the risk of introducing subtle bugs into the system which can cause crashes apparently unrelated to the driver.
- 6.2.4. The driver should be coded in such a way as to maintain DEC's coding standards. There are two reasons for this. Firstly although we have discussed only RSX-llM, several other operating systems and versions of operating systems exist to run on several different versions of the

basic PDP-11 processor. Maintaining DEC's coding standard eases the task of porting the device driver to another system. A typical example of one of these considerations is that of memory management. Conventionally device drivers do not manipulate memory mapping registers, but leave this to the system utilities described in last chapter. This ensures that the device driver will not need to be rewritten to run on a system which does not provide memory mapping. A second reason for maintaining DEC's coding standard is to allow future programmers to easily compare this device driver to standard device drivers, and so ease the task of possible updates at a later date. For this reason the same general layout and form of commenting was used for the device driver as is used in standard system drivers.

6.2.5. The driver must provide the protocol required to ensure that the data link to the tape controller is reliable. The data link between the host computer and the tape controller is a serial link. It is the responsibility of the device driver to control this link. This aspect of the device driver will be discussed in detail in the following section.

6.3. The serial link

6.3.1. Objectives. The serial link must transfer blocks of data between the PDP-11/23 and the tape controller. A typical sequence would involve the PDP sending a command block (for example read block) and the tape controller responding with status information and any data. A protocol must be devised which will allow this block level transfer to take place. Ideally, this would simply involve the host transmitting it's command block, and then receiving the controller's reply block. In practice several

problems relating to the characteristics of both the physical line and the host computer must be overcome.

- 6.3.2. Characteristics of the serial link. The serial data link between the host system (the PDP-11/23) and the tape controller is an RS-232 link. The full RS-232 specification makes provision for several lines, including several for flow control. In practice most of these line are not used. The ground, received data and transmitted data lines are the only lines implemented by the serial interface in use on the PDP-11, as well as being the only lines wired from room to room in the department's data distribution system. The device driver must fulfill two requirements as regard the serial lines:
 - 6.3.2.1. Flow control. Any real computer system can only accept a certain amount of data in a particular amount of time. It is thus necessary to provide some form of control over the flow of data from one device to another. In some RS-232 links this is done by the hardware lines mentioned above, but for most systems (including the PDP-11) this done by software. A typical system which is widely used is the so called XON/XOFF protocol. This works essentially by having the receiving device transmit an XOFF character to stop data transfer, and an XON character to resume data transfer.
 - 6.3.2.2. Error control. Under ideal conditions data could simply be put onto a line, and would emerge at the other end in exactly the same form. For real lines this is not so. For the PDP-11 in particular two main problems exist:
 - 6.3.2.2.1. Line noise. Any real data line is subject to errors due to electrical noise, requiring some form of error detection/correction. RS-232 lines are unbalanced, and so especially sensitive to ground

noise. Line noise normally will result in one or more bits in a character being corrupted. This is normally detected by a parity bit in each character, and most USART chips can be programmed to include a parity bit automatically. Parity bits can however only detect a single bit error per character.

6.3.2.2.2. Lost characters. In the case of the PDP-11 (and most multi-user systems) an additional problem arises. All serial interfaces interrupt at the same priority, and hence a new interrupt will not be recognized until the device driver becomes interruptable. As discussed in the previous chapter a device driver is allowed to operate at the priority of the interrupting device for 500 uS. A serial line 9600 baud delivers operating at characters approximately 1 mS intervals. This means that at most TWO serial devices can operate at full speed under RSX-llM assuming that the device driver uses its full allocation of time. As the PDP-11 currently has 24 serial lines attached it is obvious that if several lines are operating at full speed (for example running file transfer programs) characters will Equally obviously error detection by character parity will not help, as entire characters will be lost.

By far the most commonly used solution both to flow controlling the link and to error control is to acknowledge either each character, or each group of characters. Acknowledging each character has the advantage of simplicity and a very high level of reliability, but is very inefficient. This technique is in fact used by DEC for some PDP-11 peripherals (such as DD-drive, a dual tape cassette system) as it is very effective for dealing with the PDP's

lost character problem as described above. Acknowledging groups of characters (typically 64 to 256 per group) is far more efficient, but requires more complex software. In this case it was decided to use group acknowledgement, in order to maximize link throughput. These groups are normally known as frames and their related protocols are known as frame protocols. As digital data transmission has grown in importance so much research has gone into various forms of frame protocol. It is not the purpose of this thesis to become embroiled in an analysis of all the available techniques, and so only the the technique to be used will be discussed here.

- 6.3.3. Line protocol. Most modern digital data communication systems distinguish between several levels or layers in the system. The basis of this approach is to have the same layers in both the receiver and transmitter. Communication can then be modeled at each level as a link to the level in question's opposite number in the receiver. Layers below the level in question are viewed as a virtual communications channel, the characteristics of this channel depending on the layer under discussion. This process culminates in the lowest level, known as the physical layer, in which this link is in fact a physical link. This technique has the significant advantage that layer can be changed, as long as the layer to layer interface is constant. This approach is also often used to aid in understanding a communication system, and indeed several standard representations (such as the ISO model) [14] have been devised.
 - 6.3.3.1 Layers. In this case it is useful to recognize four layers, although our definitions will bear only superficial resemblance to most generally used models:

- 6.3.3.1.1. The physical layer. This layer is the actual physical interface between the host and the controller. At present this is the RS-232 link as described above.
- 6.3.3.1.2. The link layer. This layer is involved with the transmission of frames. This is done by means of the physical layer. The responsibilities of the link layer include error detection and flow control. Complete frames are passed to the next higher layer, together with error information. Note that although the frame may contain errors this will be signaled to the block layer for appropriate action.
- 6.3.3.1.3. The block layer. This layer makes use of the link layer in order to transmit and receive complete blocks of data. Blocks consist of an arbitrary number (limited only physical constraints of available memory) of bytes of data. This layer passes complete error free blocks to the application layer, and is roughly equivalent to the transport layer in the ISO model [15].
- 6.3.3.1.4. The application layer. This is the layer which actually uses the data. In the case of the host system this is the operating system, and in the case of the controller this is the module which translates host commands into tape motion.

The split as described above is not exactly in accordance with the layers of the ISO model [14,15], but was designed for maximum efficiency in this particular application. Ideally each layer (except the physical layer) should be implemented as a separate layer of software. In the controller this is done, but in the device driver this would

be futile as the device driver is already the lowest level in the operating system, itself a layered system.

6.3.3.2. The link layer. The physical layer has already been discussed in section 6.3.3.1., and it remains now only to describe the link layer and the block layer. The link layer has the following features:

6.3.3.2.1. Each block of data (in this case a command to, or reply from the tape controller) is split into a number of frames. In general these frames may be either of fixed size, or of variable size. Fixed frames are padded with dummy characters where necessary, and the frame normally contains a field specifying how much of it is "real" data. Variable length frames use some predefined sequence of characters to denote the end of the frame. In this case it was decided to use variable length frames as the majority of the commands and responses required are short (typically six bytes) and the use of fixed length frames would result in the transmission of a large amount of unused information. Data transparency is achieved by character stuffing. Each frame thus consists of control characters and from zero to some maximum number of characters. An optimal value for this number may be calculated, based on factors such as the error rate of the channel and the time taken to recognize that an error has occurred (indeed this may be done adaptively) but in practice some reasonable number is normally selected. In this case a maximum frame size of 64 characters was chosen firstly in order to minimize the size of the local frame buffers in the device driver, and secondly to minimize the time taken to recover from a line error.

- 6.3.3.2.2. Operation of the link is identical at the frame level regardless of whether the block to be transmitted originates from the host or the tape controller. The sequence of events for a frame transfer is as follows. A data frame is transmitted by either the host or the tape controller. When this is received the receiving device transmits an acknowledge frame. Acknowledge frames are special purpose frames which carry no data but are used only to reply to data frames. The acknowledge frame may be either a positive or negative acknowledge depending on whether the data frame contained any errors. If the transmitting device receives a negative acknowledge frame the data frame will be retransmitted. The transmitting device also contains a timer, which is used to retransmit a frame if no acknowledgement is received within some specified time. If a positive acknowledge is received then the next frame is sent, unless the previous frame was the last in the block. This is known as an Automatic Request Repeat Protocol.
- 6.3.3.2.3. Each data frame also contains a frame number. This is to prevent data from being duplicated in the received block in the event of positive acknowledge frame being lost or corrupted, resulting in a retransmission of a frame which was correctly received. This frame number is counted modulo two as only one frame can be outstanding at any one time. Note that each acknowledge frame contains the number of the frame which it is acknowledging.
- 6.3.3.2.4. Errors are detected by a combination of three techniques. These are as follows:

- Line error detection. This involves the detection of errors such as overruns and framing errors. These errors are detected by the hardware used to send the data stream.
- Invalid character sequences. As discussed earlier the start and end of frames are signaled by particular character sequences. Any invalid sequence results in the frame being discarded.
- 3. CRC codes. Each frame has, as the last two characters, a 16 bit CRC. The polynomial chosen is CCITT-16, which detects all burst errors of less than 16 bits, and more than 99.99% of all other errors [15].

Further error detection capability could be added by transmitting parity information with each character. This was however not implemented as not only would parity be of questionable value in light of the error detecting capability of the CRC, but it would require modification of internal jumpers in the PDP-11 system, and so make the serial channel in question incompatible with conventional terminals.

A complete description of the format of all frames may be found in appendix D.

6.3.4. Block format. The link level protocol described above allows the transfer of an arbitrary block of data to and from the tape controller. Note that a block originating from controller will always be in response to a block from the host. Note also that the format of command blocks (to the controller)

and response blocks (from the controller) must be different, but that this is, of course, transparent to the frame protocol. Obviously it is necessary to decide on the format for command and reply blocks. As discussed earlier, it was decided to do as much as possible of the required processing in the controller in order to unload the host system to as great an extent as possible. To this end it was decided simply to transfer the contents of the the tape controller with as I/O packet to manipulation as possible. Similarly the reply block contains status returns in a format as near as possible to that required by the PDP-ll's I/O system. This results in block formats as follows:

- 6.3.4.1. Command block. The command block consists of the following fields:
 - 6.3.4.1.1. Opcode. This is an 8 bit byte which contains a 6 bit command code (such as read block, write block etc.) as well as two bits which indicate whether retries are suppressed, and whether or not the mounted tape is ANSI formatted.
 - 6.3.4.1.2. Unit number. This is a byte which indicates the logical unit number of the tape transport to which the command refers.
 - 6.3.4.1.3. Tape status in. This word contains the status byte of the tape unit in question. The contents of this word are as described in appendix D.
 - 6.3.4.1.4. Count in. This word can contain three different pieces of information, depending on command. These are as follows:

- 1. For read and write operations this field contains the byte count for the operation. Note that for read operations this is the expected count value, and if the actual value is greater than this an error must be reported.
- 2. For space operations this field contains the number of files or blocks to be spaced in twos complement form.
- 3. For status set operations this field contains the new status value. Note that only certain bits may be altered by the operating system. The controller must for example prevent the operating system from attempting to operate the tape drives as seven channel units.
- 6.3.4.1.5. The next and last field contains data for write operations. This may consist of up to 8192 bytes of data. This field is not used for any other command.
- 6.3.4.2. Reply block. The reply block consists of the following fields:
 - 6.4.3.2.1. Tape status out. This word contains the status byte of the tape unit in question. The contents of this word are as described in appendix D.
 - 6.4.3.2.2. Count out. This word can contain two different pieces of information, depending on the command. These are as follows:

- For read and write operations this field contains the byte count for the operation.
- 2. For space operations this field contains the number of files or blocks to be spaced in twos complement form.
- 6.4.3.2.3. Return code. This field contains the return code for the operation which is passed to the operating system. The various possible returns are described in appendix D.
- 6.4.3.2.4. The next and last field contains data for read operations. This may consist of up to 8192 bytes of data. This field is not used for any other command.

6.4. The device driver code

- 6.4.1. The device driver code consists of two distinct sections, the first being the executable code (the driver itself) and secondly the driver's associated data tables. These two sections will now be described. The description below should be read in conjunction with the listings in appendix E and the discussion of the device driver's role in the previous chapter.
 - 6.4.1.1. The executable code. The executable code may best be described in terms of the various entry points as described in the previous chapter.

The software is simple in concept. The sequence of events is as follows, assuming that only one I/O request is active,

and that no errors occur. An I/O request is generated and the I/O driver called. After initialization, the first frame is transmitted. Once this is acknowledged the next frame is sent. This process continues until the last frame in the command block has been transmitted and acknowledged. The device driver then waits for the first frame of the reply block, and acknowledges this and any subsequent frames. Once the last frame in the block has been received the driver passes the contents of the reply block to the executive, and waits for the next I/O request.

The most important part of the device driver is that which is responsible for the frame protocol. It has been shown the most reliable and [15] in general that technique with which to implement a communications protocol is via a finite state machine. This has the advantage that as the machine can only have a finite number of states, testing is limited to ensuring that the machine responds correctly to all possible input conditions in each state. A further advantage of this approach is that only the code directly concerned with any particular state is executed in that state. This normally results in code which is close to optimal in terms of execution speed and size, without the programmer having to pay undue attention to these aspects in the program design. This approach has been taken for both frame transmission and reception.

A detailed description of the code will now be presented, in terms of each entry point :

6.4.1.1.1. I/O initiator. This entry point, labeled MAINI in the listing, is the point at which the executive calls the the device driver. Processing proceeds as follows:

- 1. The device driver executes a call to \$GTPKT. \$GTPKT first checks to see if the requested device is busy, and that there is work for it. It is necessary to check for work as the driver executes a jump to this entry point on completing an I/O request to check for further work.
- 2. If there is work then the driver proceeds to check the request for validity. The labeled tape and retry suppress bits, which are transmitted to the controller as part of the opcode field, are first set up, and then the opcode is checked against a table of valid opcodes. Assuming the request to be valid for magtapes, the driver then proceeds to check that the operation is not invalid due to a previous power failure. If the operation is a rewind then the power fail bit is reset. The opcode is then added to the labeled tape and retry suppress bits set up earlier, ready for transmission.
- 3. The device driver then proceeds to set up to transmit the block to the controller. The opcode, tape status and count value are copied to the frame buffer, and the code falls through to the frame setup section.
- 4. The frame set up routine (at label NEXTFRM) proceeds to set up the frame by filling the frame buffer with data (if any), and setting the frame start and stop characters. Note that NEXTFRM is entered only once the previous frame has been successfully transmitted.

5. The frame send routine (at label SENDFRAME) transmits the frame in the frame buffer. Note that this routine is used for both data and acknowledge frames. Executing this routine without setting up a new frame results in the retransmission of the previous frame. If the frame is a data frame then the frame retry counter is checked to see that the maximum retry limit for the frame in question has not been reached. If this limit has been reached then the driver will return an error code to the executive. Note that this routine also sets up to receive a reply frame, as well as setting up the timeout count value described in section 5.4.1.3. If a timeout occurs, then control is passed to the timeout entry point described in section 6.4.1.1.7. Once this set up procedure has been completed the routine checks to see transmitter is busy. If so the transmit interrupt is enabled and the driver returns control to the executive, and waits for an interrupt indicting that the transmit data port is empty. transmitter is not busy then the first character of the new frame is placed in the transmit data port, following which interrupts are enabled and either return executed. Ιn case further processing is via the interrupt system. This will be described in the next section.

6.4.1.1.2. The output interrupt. This interrupt occurs on each occasion that the transmit data port becomes empty, assuming that the the transmit interrupt is enabled. When this interrupt occurs processing proceeds as follows:

- 1. The priority is immediately dropped to that of the interrupting device. Once this is done, the base address of the transmit data port is obtained from the SCB. This is done to allow the device driver code to be independent of the hardware address, as well as to allow the driver to operate several identical device controllers, each of which will reside at a different hardware address. Note that in this case no provision has been made for operation with more controller, although the device driver code could easily be modified to provide this capability. Note that this means that in order to change the serial port used by the tape controller only the data tables, and not the driver code must be modified.
- 2. The driver then executes an indirect jump via the state table, indexed on the transmitter state. This transmitter state value is held in storage local to the device driver, and is modified on each pass through the device driver. This indexed jump is exactly analogous to a high level language's case statement as follows:

case transmit_state of

Execution then proceeds to the appropriate section of code for the current state. These states are discussed in appendix D.

The code specific to the state in question stores the character to be transmitted on the stack, and a jump is executed to the common exit code, which transmits the character in question, as well as calculating the CRC using a logic operation technique similar to that described by Perez [23]. This technique is used as it provides an optimal combination of compact code and speed of operation.

- 3. Once the entire frame has been transmitted two possible courses of action are available to the driver:
 - 3.1. If a response is required from the controller the driver will enable the receive interrupt and wait for a response frame.
 - 3.2. If the previous frame was the acknowledge frame for the last frame in a reply block then the driver will proceed to its final processing routine. Only if this is the case is a fork executed. This will be described in a later section.
- 6.4.1.1.3. Input interrupt. This interrupt occurs on each occasion that the receive data port becomes empty, assuming that the the receive interrupt is enabled. When this interrupt occurs processing proceeds as follows:
 - 1. The priority is immediately dropped to that of the interrupting device. The base address of the receive data port is obtained from the SCB, and the received character is read in. This occurs exactly as was the case for the transmit

interrupt. The CRC is then calculated using the same logic operation technique used for the transmit interrupt.

- 2. The driver then executes an indirect jump via the state table, indexed on the receiver state. Processing then proceeds in a similar fashion to that for the transmit interrupt. The various states are discussed in appendix D.
- 3. Once a complete frame has been received it is examined to determine the appropriate action as follows:
 - 3.1. If the received frame is a negative acknowledge then a branch to SENDFRAME is executed in order to repeat the previous frame.
 - 3.2. If the received frame is a positive acknowledge then a branch to NEXTFRM is executed in order to transmit the next data frame. If no further data is to be transmitted then the driver will wait for the first frame of the reply block.
 - 3.3. If the received frame is a data frame then if there is an error in the frame a negative acknowledge frame is set up and a branch to SENDFRAME executed to send this. If there was no error then a positive acknowledge frame is set up, the data in the frame copied to the appropriate place (the

first three words of the first frame to status storage, all other data to the block buffer) and a branch to SENDFRAME executed.

6.4.1.1.4. Final processing. Once the acknowledge frame for the last data frame in the reply block has been transmitted, then the status information previously stored is loaded into the appropriate registers, and a call to the executive routine \$IODON is made. This informs the executive that processing of the current I/O request is complete, and returns the results of the I/O operation. A branch to MAINI is then executed to check for further work, as described above.

6.4.1.1.5. Driver cancel entry point. This function (called at label MACAN) is basically ignored by magnetic tape drives. However if a a timeout occurs after a call to the cancel entry point then the I/O operation will be aborted. This allows the user to abort an I/O operation more quickly than would be the case if it was necessary to wait for a complete set of retries to be attempted. The cancel entry point simply sets a status bit which may be examined by the timeout code.

6.4.1.1.6. Power fail entry point. On entry to this routine the power fail status bit is set, but only if this feature is supported by the executive. The code at this entry point is only included if the global symbol P\$\$RFL is defined. This symbol resides in the system definition file, and indicates the executive configuration.

- 6.4.1.1.7. Timeout entry point. If the time out count set up as described in section 6.4.1.1.1 reaches zero, then the executive executes a call to this entry point. The code at this entry point checks the status bit referred to in section 6.4.1.1.5. to see if an abort was requested as described above. If an abort was requested, it aborts the operation, returning a status code indicating this to the executive. If an abort is not required then the previous frame is retried unless the maximum number of retries have been exceeded.
- 6.4.1.2. The data tables. As discussed in the previous chapter it is essential that the data tables for the device driver should be as similar as possible to those for the MT-DRV, as the executive obtains most of its information on the characteristics of the device from these tables. In practice it has been possible to make MADRV's data tables identical to those of MTDRV, with one exception. This is in the setting of the UC.NPR bit in the UCB. This bit indicates to the executive in which of two formats the address of the data buffer should be presented to the driver. If this bit is set then the presentation is suitable for an NPR device (that is a No Processor Request device, DEC's way referring to a device which transfers data by way of DMA), and if it is not set then the presentation is suitable for a device which will make use of the executive routines for data transfer. As MTDRV makes use of DMA this bit is set in its data tables. In the case of the driver under discussion here, program transfer techniques are used and so the bit must not be set.
- 6.4.2. Building the device driver. The device driver is assembled and built as described in reference 16. A complete listing of the commands used is supplied in appendix G.

6.5. Testing the device driver

- 6.5.1. This section describes only the initial testing which could be done without the use of the tape controller. Information on the testing of the entire system will be presented in a later chapter. The initial testing may be split into several steps:
 - 6.5.1.1. Loading the device driver and it's associated data tables. As discussed earlier, the processor used to load the device driver executes a variety of checks on the validity of the the driver and it's data base.
 - 6.5.1.2. The validity of the data tables were further checked by displaying the status of the driver by the MCR command DEV. This displays the status of the driver, and any devices associated with it, based on the information found in the data tables.
 - 6.5.1.3. The MCR was used to generate I/O requests to the driver, and the output on the serial line monitored on a terminal. The basic operation of the transmitter routine was verified in this way. Since no response was generated, the operation of the timeout facility was also tested.
 - 6.5.1.4. As the next step, reply frames were manually generated on a terminal. Both correct and incorrect frames were simulated, and the response of the driver verified.
 - 6.5.1.5. Finally a program was written (in RTL2) which allowed the generation of I/O requests with arbitrary function codes, as well as to display the drivers status returns. This allowed the verification of the driver's

THE DEVICE DRIVER Page 6-24

ability to reject illegal commands, as well as checking the status as returned by the driver for various I/O operations.

CHAPTER 7

THE TAPE CONTROLLER SOFTWARE

7.1. Introduction

7.1.1. This chapter discusses the software which is imbedded in the tape controller. Previous chapters have described the hardware which makes up the tape controller, as well as the software used by the host system to communicate with the controller. The description of the imbedded software has been left until last as the software can be viewed as an interface between the host software and the controller hardware. This view is especially apt as, for reasons described in the previous chapters, both the host software and the controller hardware were designed to be as simple as possible, and the maximum number of functions left to the controller software.

7.2. Requirements

The technical requirements for the imbedded software have in the main been defined by the previous chapters, which described the

hardware and the host software, and need not be repeated in detail here. The main points are however worth repeating, together with some new material.

- 7.2.1. Firstly, and obviously, the software must provide the emulation of the tape transport discussed previously.
- The controller must also provide diagnostics functions. These should not only be included as a matter of good engineering practice, but will be indispensable should the controller ever be upgraded to operation on a LAN.
- 7.2.3. Facilities to allow the user to execute certain operations on the tape under local control are desirable. A major disadvantage of the serial data link used to connect the controller to the host computer is speed. This problem can be substantially reduced by allowing the user to access the tape controller in local mode. For example, tapes can be duplicated at far higher speed in local mode than if all data first had to be transferred to the host and then back to the controller.
- 7.2.4. The software written for the controller should follow good software engineering practices. Since the introduction of microprocessors the importance of software has increased dramatically both from the point of reliability and cost. As the number of products which incorporate microprocessors increased, so has the realization among managers that software has become both the most significant reliability problem, as well as the worst controlled cost factor. This has lead to a general desire to use the principles of engineering to improve programming practice. The next section will discuss this, among other issues.

7.3. Software structure

7.3.1. Use of a high level language. It has been shown conclusively [19] that programming effort, as well as the number of bugs in the completed code are directly related to the number of source lines in a program. Programming effort may in fact be modeled as follows:

$$MM = Km(KDSI)^{Ke}$$
 (7.1)

where

MM = Effort in man-months.

Km = Multiplicative factor, the value of which depends on the type of software and the model in use. For advanced models this factor is the product of several factors K₁..K_n, where each K_n represents a different factor (or driver, for example programmer competence).

KDSI = Number of thousands of delivered source
instructions in the final product.

Ke = Exponential factor. This is also dependant on the type of software and the model in use. Factors of greater than one indicate a diseconomy of scale, and factors of less than one indicate an economy of scale.

Several models exist of this general form (at least 11 to the author's knowledge), but the choice of variable names above above is for a generalized version of COCOMO (Constructive Cost Model)[19], of which several specific versions exist, each with different coefficients. COCOMO is claimed (by its authors) to be the most accurate of its type, and is backed up by a considerable

amount of statistical data. It should be noted that certain restriction exist for this model, notably that is it not useful for code sizes of less than approximately 2000 DSI. We will only discuss the basic COCOMO model here. For this model three modes of software development are recognized.

- 7.3.1.1.1. Organic mode. The major characteristics of the organic mode are that the specifications of the project are relatively flexible, and that the environment is relatively stable. An example of this would be the reduction of experimental data on a mainframe. For this mode Km = 2.4 and Ke = 1.05.
- 7.3.1.1.2. Embedded mode. The major characteristic of the embedded mode is that the specifications of the project are tight, normally defined by hardware essentially unchangeable characteristics. An example of this would be an aircraft collision avoidance system. For this mode Km = 3.6 and Ke = 1.20.
- 7.3.1.1.2. Semidetached mode. This mode is a combination of the first two modes, and is used where the project is a combination of organic and embedded mode characteristics. An example of this would be an operating system. For this mode Km = 3.0 and Ke = 1.12. This project can probably best be modeled in semidetatched mode, although the embedded mode characteristics of the project predominate. Note that the more advanced versions of COCOMO do not make the rather artificial split into modes, making use of various drivers to provide a single model which is continuous.

An examination of equation 7.1 leads directly to the use of a high level language, in order to minimize the number of source instructions. At the time that this project was begun the choice

of languages was limited to one, Intel's Pascal-86. Fortunately this language is very well suited to use in this role, as it produces compact code, and makes special provision for producing software which is modular. In practice the use of high level languages for embedded software, and especially for systems in which the the code is to reside in ROM, has not proved as successful as might be hoped. This stems largely from the difference between the use of these languages on a host system, and their use on a target system.

Program development is normally done on some form of a host system (in this case an Intellec development system) which runs editors, compilers, linkers etc. Once the program has been developed it is transferred to the target system (in this case the tape controller). Very often it is possible to execute the high level code on the host, either because the host contains the same CPU as the target system (as the Intellec does) or by making use of another similar compiler which generates code for the host. Unfortunately there are certain problems related to the use of high level languages in applications requiring imbedded software:

- 7.3.1.2.1. High level languages can often not be used to provide all required functions. For example Pascal-86 does not allow access to the address of a variable, which is required for programming DMA registers for the timing module. Once a programmer is forced to write even a small amount of code in assembler it is a great temptation to write all the code in assembler.
- 7.3.1.2.2. Bad compiler documentation. Most high level languages are used on a host system, and are hence written for an environment where the entire program is in RAM, and all IO is done via an operating system. This results in

documented for use in compilers which are not environment other than the host, and testing is also often perfunctory for applications in environments other than the host. During the development of this project two versions of Pascal-86 were used, both of which had serious flaws in their documentation as regards use in a target system other than the host, and one of which (the later version!) bug which renders code generated under a contains a particular memory model useless for programming into ROM. The faults are described in detail in appendix H.

- Many of a compiled language's advantages 7.3.1.2.3. disappear when used on a target system. In the past there has seldom been any attempt to install the language's runtime system on a target system, so seriously reducing the high level language's usefulness. A language's run-time system is responsible for all environment dependant features language such I/O, error handling and management. The ease of use of a high level language may to a large extent be ascribed to three factors, each of which requires the use of the language's run-time system :
 - 1. Run time error messages. When using a compiler on a host system the user may expect run time error messages (divide by zero etc.) which aid considerably in fault location, as these not only tell one what happened, but also often contain information as to where the error occurred (line number etc.). When a high level language is used on a target system however an error normally results in a system which simply ceases to respond.
 - 2. Use of I/O library routines. When used on a host system, I/O library routines are used to allow data transfer. These library functions free the user from

the task of format conversion, as well as making it very simple to insert trace instructions to locate bugs. When a high level language is used on a target system not only must the user write format conversion routines, but the inclusion of trace instruction can be a major undertaking.

- 3. Standardization. When a high level language is used on a host system the user can normally write a program in a standard form, primarily by making use of the I/O library discussed above. This has two advantages:
 - 3.1. Familiarity. The programmer will be familiar with the instructions used, and as discussed above will be able to use standard instructions to obtain trace information.
 - 3.2. Modules may be tested on the host system. If only standard instructions are used in a module then the module may be tested on the host system, without the requirement to transfer the software to the target system. This is not only speeds up program development, but allows the user to make use of debugging tools on the host, which are not normally available on the target system.
- 7.3.1.3. There is little to be done about the problems of compiler suitability and documentation described above, but a technique does exist to retain the advantages of standardization and I/O library use discussed above. All of Intel's compiled languages make use of a common run-tine system, which may be replaced by the user. This allows the user to effectively install the language on a target system, and hence have access to all the language features which

depend on the run-time system. The run time system for Intel languages consists of three sections, arranged in a loose hierarchy:

- 7.3.1.3.1. Run time library. This section, which is always present, contains the all support code which is required by the language under all circumstance, such as the procedures used to support various language features, for example set manipulation. This section is language specific, and provides the interface between the language and the other two sections, which are the same regardless of language.
- 7.3.1.3.2. Logical Record System (LRS). This section provides I/O, memory management and error handling facilities to the language. Intel provide two LRS modules for their languages. One is designed for use on systems which contain an operating system, and provides run-time support by calls to the Universal Development Interface (UDI) which will be described in the next section. The second Intel supplied LRS is designed for use on a bare machine, and provides no run-time support. This is known as the null version, and simply provides status returns indicating that run-time facilities are not available.
- 7.3.1.3.3. Universal Development Interface (UDI). This section of the run-time system provides similar services to that of the LRS, with the addition of functions which are specific to an environment which contains an operating system, for example obtaining parameters contained in the command line which invoked the program. Note that although some form of LRS is always present, even if it is only the null version,

UDI exists only in applications involving operating system. Intel supply a single UDI for use with the ISIS operating system used on the Intellec system, in order to allow Pascal-86 development programs to execute on the Intellec. If the target system contains an operating system then the user will write a new UDI, and make use of the Intel supplied LRS referred to above. If however the target environment does not include an operating system then it is usual to replace the LRS rather than the UDI, so reducing the run-time system to only two sections.

7.3.1.4. The user written LRS. As a result of the above consideration it was decided to write a LRS to install the Pascal-86 run-time system on the SABUS kit to be used as the tape controller. It was decided to give the LRS the following characteristics:

7.3.1.4.1. I/O devices. The use of a serial terminal as device for local-mode control of controller was discussed earlier. In order to implement this, it was decided to install this terminal as the default I/O device for the run-tine system. This means that the terminal will behave precisely as would the screen/keyboard combination on the host system, so allowing program modules to be tested on the development system very easily. It was decided not to install either the tape drives or the data link to the host as I/O devices both because the run time system allows only a limited number of I/O functions which have fixed interpretations, and because both the data link and the tape transports require relatively sophisticated error recovery, to which the LRS environment is poorly suited.

7.3.1.4.2. Error messages. It was decided to route all run-time error messages to the terminal, once more increasing the similarity between development work on the host system and on the target system.

7.3.2. Modularity. A study of the values which Ke takes on in the COCOMO models given in equation 7.1 shows that the larger a program, the larger the amount of effort required to produce a single line of code. The larger the factor Ke in equation 7.1, the more significant this diseconomy of scale becomes. Values of Ke for other published models vary considerably (from 0.91 (economy of scale) to 1.81) but the majority of models (all except for two) show similar diseconomys of scale.

This diseconomy of scale comes about for several reasons, the most significant of which is that of interaction. Consider for example an entity with N objects in it. Between these N objects there are N(N-1)/2 possible paths of communication. Although programs do not show anywhere near as great a interaction as this it can be said that the more code there is, the more interrelationships there are for the programmer to keep track of, and hence the more difficult the program understand and hence to write. This immediately suggests that by minimizing interaction, we can "beat the system", and so minimize programming effort. Consider for example the case of 8 objects in one module (28 possible paths of communication) versus 8 objects evenly split between two modules (12 internal paths communication plus a certain number of inter-module paths). This achieved by programming in modular form, application οf the technique of information hiding[20]. Information hiding, an extremely important concept in modern software engineering, can be described as the process of limiting as much information as possible to the smallest number of modules possible. This has two major advantages:

- 7.3.2.1. The interface between modules will be as simple as possible, and so the programmer will only need to know this definition, and the contents of the module on which he is working.
- 7.3.2.2. Information on the hardware can be limited to only If this is done then in the module. modification to the hardware only one module will need to be changed.
- 7.3.3. Structure. As may be expected the goal of information hiding can come into conflict with the goal of writing as much as possible of the code in a high level language and the goal of small module size. In this case it was decided to keep all information on the nature of each hardware subsystem in individual assembler module, and write all other modules Pascal-86. Further to this it was also decided to split the various layers of the data communication protocol into separate modules. This resulted in a system consisting of seven distinct modules, structured in a loose hierarchy. Of these modules six are user written, while one is the Pascal run-time library as supplied by Intel. This structure is shown in figure 7.1., and consists of the following modules:
 - 7.3.3.1. Initialization module. This is by far the shortest of the modules, consisting only of the code required to initialize the 80188 CPU chip.
 - 7.3.3.2. Main module. This module, written in Pascal, is the main program. It has responsibility for implementing the local operations mode and for the translation of command blocks from the host system into low level tape motion commands.

7.3.3.3. Tape control module. This module, written in assembler, translates the low level tape motion commands generated by the main module into I/O interaction with the timing module hardware.




Figure 7.1.

7.3.3.4. Block communications module. This module, written in Pascal, implements the block layer of the communications protocol. It function by passing blocks to and from the main module, and frames to and from the frame communications module.

- 7.3.3.5. Frame communications module. This module is the lowest level in the data communications subsystem, and is involved with the control of the physical layer (the serial line). It is written in assembler.
- 7.3.3.6. Pascal run-time library. This is supplied by Intel, and provides language specific run-time support. The existence of this module is essentially transparent to the user, and for most purposes it can simply be regarded as part of the Pascal modules. Note however that this module remains constant in size regardless of the size of the Pascal modules which it serves.
- 7.3.3.7. The LRS. This module, written in assembler, provides the run-time environment for Pascal-86, as discussed above.
- 7.3.4. Memory Model. Pascal-86 allows programs to be compiled under one of four different memory models, each of which are suited to different environments. These are the small, medium, compact and large models. The choice of memory models is highly technical, and is significant only in that it defines the length of pointers to data and whether short of long procedure calls are used. It is only necessary to point out that in this case the compact model was used, as it provides compact code, but assembler modules used to interface to compact Pascal modules can still be easily executed on the Intellec development system (this is not the case for the small and medium models). Memory models are extensively discussed in reference [21].
- 7.3.5. Use of software interrupts. In order to preserve the hierarchical structure of the software, the only form of communication allowed from a lower level to an upper level is a software interrupt. This interrupt informs the higher level

module that some significant event has occurred, and that a call should be executed to the module which generated the interrupt.

7.4. Detailed software description

7.4.1. The initialization module.

The address decoding of the CPU card is configured by registers internal to the 80188 microprocessor. As a result it is necessary to initialize these registers before any other code is executed. This module resides at the microprocessor's reset vector, and so execution begins with this module whenever the tape controller is powered up or is reset. The module simply consists of a string of word output operations, followed by a jump to the start of the main module.

7.4.2. The Logical Record System (LRS).

Only those features of the LRS which are actually used in this application will be described here. Further information may be obtained from reference [21], [22]. The LRS consists of several procedures which are called by the run-time library, in addition to a certain number of data tables. These procedures may be divided into four sections. These are control procedures, I/O procedures, Exception handler procedures and memory management procedures.

7.4.2.1. Control procedures. Control procedures, of which there are three, are involved with the initialization and orderly shut-down of the LRS. These procedures are the following:

- 7.4.2.1.1. TQINITIALIZE. This procedure is called in order to initialize the LRS, as well as to set the address of the default exception handler. In this case all the data area status flags are set to indicate that the data areas are unused, and the address of the exception handler is set by a call to TQSETERH. Both the function of the data areas and the exception handler will be described in a later section.
- 7.4.2.1.2. TQGETPRECON. This procedure is called to set connections between a name used in the program and a physical file. As this is not required in this application this procedure is not used.
- 7.4.2.1.3. TQEXIT. This procedure is called when a Pascal program encounters an END statement. In this case a message indicating that this has occurred is sent to the terminal, followed by a jump to the reset vector of the CPU.
- 7.4.2.2. Input/Output support. All Pascal-86 I/O operations are directed to logical files, which may in fact be either data files controlled by an operating system or a physical I/O device. I/O support consists of a set of device driver procedures for each file, procedures to connect logical files to a set of device drivers and procedures to create data structures used by the run-time system to control I/O operations. I/O support for the LRS is considerably different to that used for most other systems in that rather than a single device driver per device, Intel make use of a set of device driver procedures. Each of these procedures performs a specific I/O operation. This set of device driver procedures consists of twelve procedures of which one is currently unused. Note that one set of device driver

procedures can support more than one file. For each file name encountered in a program, the run-time system expects to be provided with a pointer to a table which contains the addresses of these twelve procedures. The run-time system hence maintains only a single pointer per file, and when necessary executes an indirect call to the procedure which executes the requires function. It is the responsibility of the user to supply both the set of procedures and the table of addresses of these procedures. These procedure form part of the LRS. Note that a set of procedure must be supplied for each file used by the program, but that the same set may be used for many files.

- 7.4.2.2.1. Data structures. Two data structures are used by the run time system :
 - 1. File device descriptors. A block of memory called a file descriptor is required to store attributes of an active file. Each file descriptor is 48 bytes long, of which the first 16 are available for use by the device driver associated with the file. This memory space is allocated by the TQFILEDESCRIPTOR procedure to be described later. It is in this space that the address of the table of device driver procedures, among other information, is stored. Note that no information is inserted into the descriptor block by any user supplied code.
 - 2. Device driver tables. A device driver table is an array of pointers to the entry points of the twelve device driver procedures required for each supported by the run-time function of each individual device driver will be

discussed in a later section. Note that unlike the file descriptor block, the user must initialize this table, which is only read by the run-time system.

- 7.4.2.2.2. Connection procedures. Two procedures are involved with the allocation of memory for descriptor and the connection of device drivers with files:
 - 1. TQFILEDESCRIPTOR. This procedure is called by the run-time system before each file is opened to supply space for a file descriptor, as described in section 7.4.2.2.1. In the LRS written for the tape controller this routine can supply only two statically declared descriptors, as required for the standard Pascal INPUT and OUTPUT files. Note that both of these files in fact refer to one device, the serial port.
 - 2. TQDEVICE. This procedure determines which set of device drives is to be used for a particular file. The procedure has as parameter the name of the file, and expects the address of the device driver table for the file in question returned. As in this case only one set of device drivers exists, this routine always returns the address of a table containing the address of the device driver procedures associated serial port. Note that this is an instance of two distinct files (INPUT and OUTPUT) making use of the same set of device driver procedures.

7.4.2.2.3. The device driver procedures. The device driver procedures consist of eleven procedures, each of which perform a specific I/O operation. One set of these drivers exists for each device in the system. In this particular case only seven of the procedures actually perform a useful function. Note that although files exist, only one set of device driver procedures are used to process all I/O operations.

The Intel run-time system operates on records and files. Records and files may be delimited by whatever separator is appropriate for the file or device. In the case of text files the end of record mark is normally a CR or CR-LF pair, as is the case here. The LRS is also expected to maintain a file pointer, which marks the character at which the next This I/O operation will begin. pointer does necessarily point to the beginning or end of a record. In this case the LRS buffers a line until the CR key on the terminal is pressed, and also allows line editing via the Backspace key. Note that as the only I/O device used is a terminal, no end-of-file is defined, hence the LRS will never return end-of-file Each of the eleven device driver procedures will now be discussed briefly:

- 1. OPEN. The run-time system calls OPEN before performing any I/O operation of a file. In this case the serial link is initialized, and the input line buffer flushed.
- 2. CLOSE. This procedure is called to close a file. This call is ignored by the LRS. Note that this procedure is in fact called twice by the run-

time system, as is OPEN. This occurs because the same set of device driver procedures are used to support two files (INPUT and OUTPUT), both of which are opened and closed.

- 3. READ. This procedure reads a specific number of bytes from a file. The procedure begins checking to see if there is data in the line buffer. If not a call is done to local procedure Get line in order to obtain a line of input. The specified number of characters are then passed to the run-time system. If the end of the line is before the encountered required number characters can be passed then a status return indicating this is returned along with the number of characters actually transferred.
- 4. WRITE. This procedure is called to write a specific number of characters to the output file. In this case these characters are simply outputted via the local procedure Conout.
- 5. SEEK. This procedure is called to set the file pointer for applications which make use of random access files, and is not used in this case.
- 6. SKIP. This procedure is called to move the file pointer to the beginning of the next record. In this case the line buffer is emptied, and if it is already empty then the next line is read in.

- 7. END RECORD (E_o_r). This procedure is called to write a record end sequence. A CR-LF pair is sent to the terminal.
- 8. REWIND. This procedure is called to set the file pointer to the beginning of the file, and is not used in this application.
- 9. BACKSPACE. This procedure is called to set the file pointer to the beginning of the previous record, and is not supported.
- 10. END FILE (E_o_f). This procedure is called to write an end-of-file mark. No action is taken.
- 11. GET FILE INFORMATION (File_info). This procedure is called to obtain information on the current file pointer position and the file length. This is not required in this application and dummy data is returned.
- 7.4.2.3. Exception handler procedures. The Pascal-86 runtime system makes provision for the exception handler to be varied during program execution. Two procedures in the LRS, in addition to the actual exception handler, implement this ability.
 - 7.4.2.3.1. TQSETERH. This procedure is called to establish the new exception handler. The procedure's only parameter is the address of the handler, which is stored for use by TQGETERH. Note that the default handler is set by a call from TQINITIALIZE, and that in

this particular application it is in fact changed.

- 7.4.2.3.2. TQGETERH. This procedure is called by the any procedure in the run-time system which has an error to report. TQGETERH supplies the most recent handler address as set by TQSETERH.
- 7.4.2.3.3. Exception handler. The exception handler written for the LRS simply writes a message to local mode terminal containing the error code (these are explained in reference [21]) and the address from which the exception handler was called. Note that this address is only valid if the error in question did not corrupt the stack. The corresponding Pascal line number found from this address by consulting locator map file. Note also that these error messages should never appear during normal operation of the tape controller.
- 7.4.2.4. Memory management procedures. Memory management procedures are used for the Pascal-86 heap (A heap is the standard Pascal dynamic memory area, which is used support the NEW and DISPOSE functions), as well as to obtain memory for the run-time system (although this documented, version 3 of the compiler requires it). Note that Pascal-86 actually handles memory management for the small memory model in a different fashion to the technique described here, which is used for all other memory models. Two memory management procedures are used:
 - 7.4.2.4.1. TQALLOCATE. This procedure is called order to obtain a block of memory. The version written

supplies a single block as required by the run-time library, and then no further memory.

7.4.2.4.2. TQFREE. This procedure is called in order to free a previously allocated block. No action is taken in this case.

7.4.3. The Tape Control Module.

- 7.4.3.1. The tape control module consists of a number of procedures which control the tape transport interface. These procedures all have certain features in common:
 - 7.4.3.1.1. All of the procedures are written to be Pascal callable.
 - 7.4.3.1.2. The operation of the procedures, and specifically the choice of status flags, have been chosen to be as close as possible to that of the DEC TM-ll tape controller.
 - 7.4.3.1.3. None of the command procedures return status information directly. Status returns for all operations are obtained by calling procedure Cntrl_status, which returns the status flags as set by the last operation performed.
 - 7.4.3.1.4. Operations which result in data transfer make use of two buffers. One of these, which contains the data, is supplied by the calling program. The address of this buffer is a parameter of all procedures which make use of data transfer. The other buffer, which contains parity and strobe information on write operations, and parity and state information on read operations, is local to the tape control module. The supplied buffer must always be 8 bytes longer

than the actual data length, in order to allow for check characters which are inserted into the buffer by the tape control module.

- 7.4.3.2. The module may best be described in terms of the procedures which it contains:
 - 7.4.3.2.1. Procedure Init_tape. This procedure is called in order to initialize the controller module. It's main function is to set the modes of the programmable timer chips in the timing module, but it also checks that the module is disabled. Init_tape is normally only called once only, prior to other procedure.
 - 7.4.3.2.2. Select. This procedure is called in order to set the physical unit number of the tape transport to which subsequent operations refer, as well as to set the timing parameters for the tape transport in question. Once this has been done the procedure need not be called until the user wishes to operate on another unit.
 - 7.4.3.2.3. Erase_tape. This procedure is called in order to erase a tape from the present tape position to the EOT tab. It operates simply by setting the timing module into write mode, and then setting the tape in motion. Once the EOT tab is detected then the motion command is removed. This procedure is an exception among the procedures which cause tape motion in that no data transfer takes place, and the programmable timers play no part in the operation.
 - 7.4.3.2.4. Read_block. This procedure is called to read a block of data from tape. The procedure begins by calculating the settings for the DMA registers, sets these, and then

executes the operation. Once the operation completes, the procedure checks for hardware errors, and then checks that no greater than the requested number of characters were transferred. If no errors are detected the procedure then loops through all the characters read in, checking each one for parity, and calculating the check characters. These check characters are then compared to those read in, and the appropriate status flags set. The procedure then resets the timing module hardware and returns to the caller.

- 7.4.3.2.5. Write block. Procedure write block is called in order to to write a block of data to tape. Firstly the programmable timers are set up, and then the parity, strobe enable and check characters are inserted into the buffers by local procedure Fill. Following this a call is executed to procedure Wr prim, which actually executes the write.
- 7.4.3.2.6. Write with long gap. This procedure is called to write a block with a long inter-record gap. Execution proceeds exactly as for procedure Write block except that the timer value for a long gap is used to set up the programmable timer, rather than the normal setting.
- 7.4.3.2.7. Write EOF. This procedure is called in order to write an EOF mark. A this procedure is very similar to procedure Write block, except that dummy data is set up in a local buffer, and no call is done to procedure Fill. The basic Write operation is however still performed by local procedure Wr prim.
- 7.4.3.2.8. Space. procedure space is called in order to space the tape by a certain number of blocks. Operation proceeds essentially by setting up the counters, executing the operation and then calculating the number of blocks

actually spaced. This last step is necessary as the space operation will be terminated on encountering either a tape mark, the BOT tab or in the event of a time-out. Note that space operations of only one block are treated as block reads rather than space operations. This is necessary as the counters used in the hardware cannot count only one transition.

- 7.4.3.2.9. Cntrl status. Procedure Cntrl status is called in order to obtain the most most recent tape controller status. The procedure executes by simply checking the hardware status, updating the status bits and returning the results to the caller.
- 7.4.3.2.10. Off line. This procedure is called to set the selected tape transport off-line. This is achieved by strobing the appropriate line on the interface.
- 7.4.3.2.11. Rewind tape. This procedure is called in order to rewind the tape on the selected unit. As in the previous procedure, this is achieved by strobing the appropriate line on the interface. Note that this is the only procedure which causes tape motion but does not wait for this motion to cease.
- 7.4.3.2.12. Set RTH high. This procedure is called in order to set the selected tape transport's read threshold high, for read-verify operations. The procedure simply sets the interface line to it's active state.
- 7.4.3.2.13. Set RTH low. This procedure is called to set the read threshold to its normal value, and is almost identical to the previous procedure.

- 7.4.3.2.14. Diag. This procedure is called in order to supply diagnostics information about a particular character in the read data buffer. Information supplied is the state of the format recognizer at the time that the byte was read, and whether or not the character contained a parity error. Note that this information is only valid if the previous operation was in fact a block read operation.
- 7.4.3.3. Local procedures. The tape control module contain three local procedures which deserve further explanation:
 - 7.4.3.3.1. Wait_for_end. This procedure is used by all procedures which wait for an operation to cease before returning. This procedure loops until either the tape transport reaches the BOT tab, the run bit in the timing module goes inactive or no activity has been detected from the tape transport for a predefined amount of time. Note that the first and last conditions described are in fact error conditions.
 - 7.4.3.3.2. Fill. Procedure Fill is called in order to insert parity, strobe enable and check character information into both the supplied and local buffers. Operation proceeds by simply looping through all the characters to be written, inserting the parity and strobe enable information into the local buffer and calculating the check characters. The check characters are then inserted into the data buffer, together with dummy characters for spaces and the appropriate strobe enable information in the local buffer.
 - 7.4.3.3.3. Wr_prim. This procedure executes a basic write operation on a block of data which already has its strobe and parity bits and check characters set up. Execution proceeds by setting up the DMA registers and then executing

the operation. Once the write is complete a check is done for hardware errors and then a return is executed.

7.4.4. The frame communications module.

- The frame communications module is responsible for 7.4.4.1. controlling the physical data link to the host computer. The module receives and transmits data frames to the host system, and is responsible for error detection. Note however that this module is not responsible for error correction, which is handled by the next layer of software (by means of frame retransmission). Both the transmit and receive data functions are implemented by means of interrupt driven routines. In addition to procedures for receiving and transmitting frames this module also contain certain other routines related to the control of the data link. Routines are provided to set the baud rate of serial channels, and to provide a time-out function for the next layer of software. The module consists of five procedures which may be called from higher layers of software, and three interrupt handling procedures.
- 7.4.4.2. Interface procedures. The frame communication modules interface to other modules is via five procedures. These will now be described:
 - 7.4.4.2.1. Init_coms. This procedure is called in order to initialize the frame communications module. The interrupt vectors are set, the serial link hardware initialized and the receive buffer emptied. Following this the timer in the 80188 CPU used to generate clock tick interrupts for the time-out counter is set up. Finally the interrupt controller is initialized, and the interrupts enabled.

- 7.4.4.2.2. Set baud. This procedure is called to set the baud rate on either of the two serial channels. The divider ratio to be loaded into the programmable timer used to generate the baud rate is found from a look-up table, and this value loaded into the timer.
- 7.4.4.2.3. R frame. Procedure R frame is called in order to obtain a complete frame which has been assembled by the receive interrupt handler. When a frame has been received the interrupt handler generates a software interrupt to inform the block communications module of this fact. The block communication module then executes a call to this procedure in order to obtain the frame. The procedure copies the frame data and information as to the type of frame received as well as an error flag to the calling module, sets the frame buffer status to empty, reinitializes the check character storage location and then returns to the caller.
- 7.4.4.2.4. T frame. This procedure is called in order to transmit a frame to the host system. A check is first done to ascertain whether a frame is already being sent. If so the procedure simply waits until this is complete. The frame to be sent is then copied into local storage, the check character calculation routine initialized and the transmit interrupt enabled. Frame transmission is then completed by the transmit interrupt handler routine.
- 7.4.4.2.5. Set timer. The time-out value to be used is simply loaded into local storage. This value will decremented by the timer interrupt routine to be described later, and an interrupt generated if the count reaches zero.

- 7.4.4.3. Interrupt handling procedures. The frame communications module makes use of three interrupts, which are central to its operation. These are the following:
 - 7.4.4.3.1. Received character interrupt. This interrupt, which is handled by procedure Rec interrupt, occurs whenever a character has been received by the serial port. character is checked for transmission errors, and then loaded into a circular buffer. A call to procedure Asm frame is then executed, unless Asm frame is already busy in which case the receive interrupt is enabled and a return executed. Procedure Asm frame assembles characters from the circular buffer into frames. Operation of this procedure is very similar to that of the receiver section of the PDP-11 device driver described earlier with the exception generation is done via a table look-up technique similar to that described in [23]. The table look-up technique is used in this case as memory usage is not as critical as is the case in the PDP-11. Procedure Asm frame signals the arrival of a complete frame by a software interrupt which will result in a call to procedure R frame as described earlier. Note that procedure Asm frame will continue processing until the circular buffer is empty.
 - 7.4.4.3.2. Transmit interrupt. This interrupt occurs on each occasion that the transmit buffer of the serial port is empty, and is handled by procedure Tx int. Processing is very similar to the transmit interrupt section of the PDP-11 device driver previously discussed. Once processing complete the transmit interrupt is re-enabled and a return executed.
 - 7.4.4.3.3. Timer tick interrupt. This interrupt occurs on each occasion that a timer tick interrupt occurs (this is

set to 30 Hz by the initialization routine). The interrupt is handled by procedure Time int, which decrements the count if it is positive. If the count reaches zero then a software interrupt is generated to signal to the block communications module that a time-out has occurred. The initial value of the count is set by procedure Set timer, and the timer may be disabled by setting this count value to zero.

7.4.5. The block communications module.

- 7.4.5.1. The block communications module is responsible for the transmission and reception of blocks of data. Blocks are split into frames, and these are transmitted and received by the frame communications module. Error control is the responsibility of this module and is achieved by means of frame retransmission. The module consists of three procedures which may be called from higher layers of software, and two interrupt handling procedures.
- 7.4.5.2. Interface procedures. The block communications module contains three procedures which may be called by other modules :
 - 7.4.5.2.1. Init block IO. This procedure is called in order initialize the module, as well as communications module. The procedure initializes the frame module, zeros the frame numbers, and sets the interrupt vectors for the two interrupt handler procedures.
 - 7.4.5.2.2. Block out. This procedure is called in order to transmit a block of data. The block to be transmitted is copied into local buffer space, the first frame obtained and then sent. Further frames will be sent only once the current frame is acknowledged. This is done by the frame received interrupt handler, to be described later.

- 7.4.5.2.3. Block in. Procedure Block in is called in order to obtain a received block, and is called in response to a block received interrupt generated by the frame received interrupt handler. The block is simply copied to the calling module, and the block buffer reinitialized.
- 7.4.5.3. Interrupt handler procedures. The block communications module contains two interrupt handling procedures. Both of these interrupt are generated by the frame communications module.
 - 7.4.5.3.1. Frame received interrupt. This interrupt generated by the frame module once a complete frame has been received. The frame is fetched, and then the appropriate actions is taken dependant on the frame type. If an ACK frame is received and is correct the next frame is sent. If the frame contains an error, or a NAK frame is received the previous frame is repeated. If a data frame (START character) is received then if it is correct it is added to the block buffer and a ACK frame returned. If the data frame contains an error a NAK frame is returned.
 - 7.4.5.3.2. Time out. This interrupt occurs when the timer reaches zero as a result of the host not acknowedgeing a frame. This simply results in the previous data frame being repeated. Note that there is no limit on the number of times that the frame may be repeated as the tape controller can take no useful action in the event of link failure.

7.4.6. The Main Module.

7.4.6.1. The main module is the heart of the tape controller software, and performs two distinct functions:

- 7.4.6.1.1. Implementation of the local operations mode. This mode, which was described earlier, allows the user to perform various tape operation without host system intervention. This is done by means of commands which are entered interactively at a local terminal. This mode of operation is entirely menu driven in order to make its use as simple as possible for the casual user. The operation and capabilities of the tape controller in this mode are described in full in appendix A.
- 7.4.6.1.2. Operation in slave mode. The main module is also responsible for decoding and executing command sent to the tape controller by the host system. The procedure responsible for this function is designed to emulate the TM-ll tape controller, as was discussed earlier. This procedure executes in response to a block received interrupt generated by the block communications module.
- 7.6.2. The two functions described above were included into the same module because they share a number of data structures and procedures as well as having a number of features in common. The module can best be described in terms of the main program and the interrupt handler.
 - 7.6.2.1. Main program. The main program begins execution once the initialization module described in section 7.4.1. has completed. The default timing parameters of the tape drives are set up, as is the logical to physical unit number correspondence. The address vector for the block received interrupt is then set up and the various other modules initialized. A message is then sent to the local terminal informing the user that to enter local mode the enter key on the terminal should be pressed. The main program then waits for this to occur, or a block received interrupt to occur.

Block received interrupt are handled by procedure Block rec, which will be described later.

If the user presses the enter key on the terminal then the tape controller enters local operations mode. Interrupts are first disabled to ensure that blocks from the host will not disrupt the local operations. The user is then prompted with a variety of menus as described in appendix A. Once the user has completed his operations (choice 6 of the main menu) the interrupt are re-enabled and the controller once more waits for the user to request local mode or for a block received interrupt. Space does not allow a complete description of all the procedures used in this module, but several of the most important deserve discussion. These are the following:

- 7.6.2.1.1. Menu. This procedure is called in order to display a menu and obtain a valid response from the user. Parameters for this procedure are the following :
 - 1. A procedure which displays the menu. procedure is called by Menu in order to provide the screen display and to inform Menu as to how many valid menu choices exist.
 - 2. A string which is displayed at the bottom of the menu, an integer which is displayed after this string and a flag to enable or disable the display of the integer. The string is normally used to display error information, or information relating to the previous choice. Note that this string is only displayed on the first occasion on which the menu is displayed. If the menu must be repeated because of an invalid choice on the part of the user then an error message is displayed instead.

Operation proceeds as follows. The parameter procedure is called, and the string and integer displayed. The users response is obtained by procedure Get_int_in_range, which will be described later. If this selection is valid then the procedure returns this selection to the caller, and if not the process is repeated until a valid response is obtained.

7.6.2.1.2. In int. This procedure, which is the most complex of all the procedures in the main module, is used to read in an integer in a variety of formats. Integers can be read in either hex, octal, binary, decimal or in the form of a character literal. Protection is provided against invalid characters and overflows. All characters in the number are first read in. If no characters are input then the the variable will not be modified, so allowing the implementation of default values. If the number is input as a character literal then this is converted to a number, and this value returned to the caller. If a character literal is not input then the base of the number input is found from the last character in the and the number converted character character. This value is then returned to the caller. This procedure forms the heart of several other procedures, notably the following:

1. Get_int_in_range. This procedure is very similar to Get_int, but takes extra parameters indicting a valid range for the number, and returns a flag indicating whether the number fell into this range.

- 2. Get char in range. This procedure similar to the previous procedure, but is designed to input a character rather than an integer.
- 3. Get value. This procedure is called in order to obtain an integer in a specific range. It is very similar to Get int in range, but continues to prompt the user until a valid integer is input.
- 7.6.2.1.3. Clr_screen. This procedure is called in order to clear the terminal screen before data is sent to it. Control codes for three of the most common terminal types are provided. Provision is also made for terminals which do not make use of control codes, or make use of unsupported control codes.
- 7.6.2.1.4. Write ver. This procedure is called in order to execute a verified write operation on the selected tape unit. A write operation is done, and the block is then read back. If an error is detected then the operation is retried for the maximum number of retries set. If this is not successful then a gap of 3 inches is left and the operation is again attempted.
- 7.6.2.1.5. Wipe tape. This procedure is called in order to completely erase a tape. The user is prompted to mount the tape, it is rewound and then erased to the EOT tab, and then rewound again.
- 7.6.2.1.6. Tape copy. This procedure is called to copy a tape from one unit to the other. The user is prompted to mount both tapes, both tapes are rewound, and then a copy is performed block by block. The copy ends when

either a a double tape mark is encountered for unformatted tapes, and when a end-of-tape block is encountered for an ANSI formatted tape.

7.6.2.2. Command block processor. The command block processor is initiated by a block received interrupt from the block communications module. The block is then obtained from the block communications module and the command, unit number and status bits extracted from it. The codes used for this purpose are defined in appendix D. The unit in question is then selected, and it's status is obtained. The requested command is then executed by means of a case statement. Once the command has been executed the resulting status and return code is inserted into the output buffer and procedure Block_out called in order to transfer the response block to the host.

7.6. Software validation.

Software validation was approached in a modular fashion, and will be described module by module. For validation a bottom-up process was followed.

- 7.6.1. The LRS. Validation of the LRS was achieved by writing a variety of simple Pascal programs, each of which exercised some aspect of the run-time system. As these programs could also be linked with the normal Intel run-time environment and run on the development system, the results obtained on the tape controller hardware could be compared to "known good" results.
- 7.6.2. Tape control module. Testing of the tape control module proceeded in tandem with the local operation section

of the main program as well as the final stages of the hardware testing. Testing proceeded in several stages:

- 7.6.2.1. For the initial testing the basic operation of the timing generation section of the program were investigated. The resulting output waveforms were checked on a logic analyzer. In this way it could be verified that the controller produced write waveforms that matched the tape transport manufacture's recommendations.
- 7.6.2.2. The second step in the testing involved the test of the format recognition module. For this purpose the controller was looped back. It will be recalled from earlier chapters that the outputs and inputs of the timing module are designed for open collector operation, and that the operation of the format recognition module is dependant only on the read strobe from the tape transports. It is hence possible to jumper the write strobe outputs to the read strobe input of the timing module, and simulate the operation of a tape drive. In this way the operation of the format recognition module could be tested under a wide variety of simulated conditions.
- 7.6.2.3. Once the module had been tested under simulated conditions the tape transports were connected to the tape controller, and the controller's ability to write and read back tapes was verified. The next step involved tests to ensure that the controller could in fact read and write industry standard tapes. Once this was verified the tape control module as well as the hardware could be assumed to be functional.

7.6.3. The communications system. The communications system, which consists of the frames and block communications modules, was tested in a very similar fashion to the PDP-11 device driver's communication functions. The frame module was first tested (in conjunction with a dummy block module) with frames generated on a terminal, as well as in loop-back. Once the basic operation of this module was verified the block module was rested, once more by means of loop-back testing. Note that this testing was possible because of the use of local storage for received and transmitted blocks, and the interrupt driven nature of the software.

The final step in testing the communications system was to write a dummy main module which simply returned fatal hardware error codes, regardless of the contents of the incoming block. With this module in place the tape controller could be connected to the PDP-11, and the operation of the link verified.

- 7.6.4. Main module. Testing of the main module involved testing both the local operations mode and the slave controller mode. Testing of this module also involved testing the system as a whole.
 - 7.6.4.1. Testing the local operations mode. Most of the user interface code (the menu software, numeric input code etc.) was tested on the development system before transfer to the controller. Once this software was operating satisfactorily the tape controller module was integrated into the system, and tested as described above. Once this was complete the code concerned with the local operations mode of operation had been totally tested.

7.6.4.2. Testing the system under host control. Once the controller had been tested for local mode operation the communications modules were integrated into the system and the TM-ll emulation capabilities of the software tested. This proceeded in several steps:

7.6.4.2.1. Initially the system was tested with the RTL program described in the chapter on the device driver. This allowed the the test of the controller for all possible operations, and also allowed the controller's responses to be compared to that of the Cypher tape drive discussed earlier. As this drive is a commercial hardware emulation of the TM-ll tape system compatibility with the TM-ll could be verified.

7.6.4.2.2. The next step in the process involved the testing of the system in conjunction with the PDP-11's operating system software. RSX-11, the operating system in question, allows tape drives to be treated exactly as any other mass storage device (such as a disk drive). In DEC's words the TM-ll is "mountable as a Files-ll device". This means in essence that the normal operating system commands used for file manipulation can be used on the tape drive. The user can for example obtain a directory by using a standard command, mount and dismount a unit, assign a unit for use only by himself or obtain status information from the device. This is the most critical area ofcompatibility, as if the tape controller compatible with the operating system then all "well behaved" programs (programs which use the I/O hierarchy as discussed in an earlier chapter)

will execute correctly. Testing this capability involved executing the various operating system commands which are legal for tape drives, and verifying that the expected results occurred.

- 7.6.4.2.3. In addition the the operating system, which has imbedded in it the commands discussed above, DEC also supply certain utility programs. Although these programs do not form a part of the operating system, and often are designed for use only with certain peripheral devices, the tape should be able to operate controller Three utility programs conjunction with them. supplied by DEC can operate in conjunction with tape drives :
 - 1. Peripheral Interchange Program (PIP). PIP order to allow in the supplied files on all Files-11 manipulation οf devices. The user may copy files from device to device, rename files, delete files etc. As this utility is designed for use on all Files-11 devices the tape controller should be able to operate in conjunction with it, and indeed testing showed that this was the case.
 - 2. File Transfer Utility (FLX). FLX is design to allow the transfer of Files-ll format files to and from media which is not Files-ll formatted, and according to the manual operates only in conjunction with certain devices (including the TM-ll). Testing showed that FLX rejected commands which referred any

device not listed as compatible with it, including MA-drive. Accordingly MA-drive was modified to be called MM-drive, which is a listed device but which is not used at UCT. This functioned correctly, but was removed from the system as this would be incompatible with a system which included a true MM-drive, and would be very bad practice, as it renders a standard device unworkable.

3. Backup and Restore Utility (BRU). BRU is provided to simplify the task of backing up disks to tape. As is the case with FLX, BRU is specified to operate only in conjunction certain with devices. When tested BRU accepted all commands, and apparently executed them without error. However when a verify pass was executed it was discovered that incorrect data was written in certain tape blocks. Although a considerable amount of time was expended in investigating this problem no solution could be found. problem was traced to BRU corrupting its own data blocks on write operations, apparently subsequent blocks. data from corruption was not repeatable, and only appeared after several data blocks had already been written correctly.

The problem is apparently related to the storage of the address of the data block, and its manipulation by the device driver. It will be recalled that an inherent difference between the TM-11 controller and the device

driver written was that the TM-11 makes use of DMA, and that the storage of the block address for DMA devices is different to that for program transfer devices. Accordingly the driver was modified to addresses in DMA device format, and then convert them to a format usable executive get and put byte routines. This did not solve the problem, although it reduced. frequency of corrupted blocks the local agents considerably. The for the problem, system, when approached on the stated that they were not aware of any such problem on any DEC supported device, but that "BRU is a mass of errors". As operation in conjunction with BRU is not necessary, nor does the BRU manual suggest that this is possible, the search for a solution was abandoned. In all other respects however the tape controller performed flawlessly.

CHAPTER 8

CONCLUSION

8.1. In conclusion we will first examine to what extent this project has achieved its aims, and then discuss some of the more interesting lessons to be learned from the execution of this project.

8.2. Goals of the project

The goals of this project were defined in the first chapter, and essentially amounted to the construction of a magnetic tape controller suitable for use at a location remote from the host system. This has been achieved. The controller as constructed interfaces successfully to the PDP-11 system, and because of its modular structure should be easy to modify for use in other applications. The tape controller can also be very easily interfaced without modification to any computer system equipped with a RS-232 port. For example, an IBM-PC could easily control the tape drives, allowing tapes for machine control applications to be written.

8.3. System Performance

As may be expected the performance of the tape controller units in terms of speed is totally overshadowed by the transfer time of the serial link. This transfers approximately 1000 characters per second, a rate considerably below that of conventional storage devices. As was explained in chapter 1, it is intended that the controller should be modified to allow operation on a local area network, which will increase this transfer rate by several orders of magnitude. Special provision was made in both hardware and software to ease this modification. Until the LAN is the transfer rate of the implemented however controller significantly reduces the usefulness of the controller. techniques were considered to improve the transfer rate of the controller as it stands. These were the following :

- 8.3.1. Increase the baud rate of the serial channel from its current 9600 to 19200 baud. This may be done relatively simply, and doubles the transfer rate, but requires hardware modification to the PDP-11 serial interface. A suggestion to this effect was not greeted with enthusiasm by the system manager, and hence this was not pursued.
- 8.3.2. Some form of data compression could be used on the serial link. This was rejected, as a rough analysis of data transferred on the link suggested that the increase in transfer rate would be less than 5%, at the expense of a considerable increase in the size and complexity of the PDP-11 device driver.

8.4. Software Engineering Aspects

The structure of the tape controller software was chosen in the previous chapter in order to minimize programming effort. This was justified by reference to the basic COCOMO model, which predicts programming effort in terms of lines of code. It is instructive to now calculate the theoretical effort based on this model. In this case the semidetatched model of software development is most appropriate. In total the tape controller software (note that this excludes the device driver) consists of of software, approximately 3200 lines implying development time of 11 man-months. If the software is assumed to be developed in embedded mode then this figure rises to 15 man-The actual figure, as estimated by the author, was approximately 4 man-months. In fact these figures are less significant than may be though at first sight. Firstly, it is difficult compare figures from a model developed for commercial use to figures obtained for an academic project, and secondly the basic model used to obtain these figures is not particularly accurate. Considerably more accurate forms of the COCOMO model exist, but are difficult to apply in this case, as they would require the author to asses his own competence as a programmer, a task the author declines. It can however be said that the effort was at least certainly not greater than average, and probably considerably less. In the author's opinion however a more significant factor in this lower than average effort was the installation of the Pascal run-time system in the target system.

8.5. Installation of the Pascal run-time system.

The installation of the Pascal run-time system was explained in the previous chapter, and the advantages of this discussed at length. Of necessity an evaluation of its usefulness must be

CONCLUSION

subjective, but a single example will serve to illustrate the value of the run-time system. Approximately two thirds of the way through this project a new version of the Pascal compiler was installed on the Intellec development system. Needless to say, the author's program immediately ceased to operate on the target system. This was in fact as a result of two flaws in the Pascalcompiler. The first of these resulted in the compiler generating invalid object records (this is described more fully in appendix H) and was fairly easy to find as absolutely no code functioned. This meant that the problem could be found from a very simple program which did not make use of the Pascal library (in fact a program consisting of a single instruction!). second problem could however have been considerable more complex, and involved the program failing only when run-time library functions were used. The problem was in fact an undocumented call to the memory allocation routines, which resulted in an immediate error if no memory was available. In this case the cause of the problem was immediately evident as the error handler provided an error message with a status code signifying a memory allocation error. If however no run-time error handling was available the tape controller would simply have crashed, for no explicable reason, immediately the program was run. The author would then have been faced with a program which could run on the development system, but simply failed without providing any output on the target system. Although this is not a common fault, without the installation of the run-time system it would have considerable trouble. In the author's opinion the installation of the LRS more than repaid the effort involved in it, considerably aiding in the debugging of the tape controller software.

REFERENCES

- 1. IBM 2400-Series Magnetic Tape Units Origional Equipment Manufacturers' Information, IBM Form 226862-4.
- 2. "USA Standard Recorded Magnetic Tape for Information Interchange (800 CPI, NRZ1)", United States of America Standards Institute.
- 3. Siewiorek, D.P. and Swarz, R.S.: "The Theory and Practice of Reliable System Design", Digital Press, 1982.
- 4. Lin, S. and Costello, D.J. Jr: "Error Control Coding: Fundamentals and Applications", Prentice-Hall, 1983.
- 5. Wiggert, D: "Error Control Coding and Applications", Artech House, 1981.
- 6. "Mod 10 NRZI Magnetic Tape Transport : Operation and Maintenance Manual", Wanco, Publication 200237 P, June 1976.
- 7. "Model 6X60 Synchronous Write Synchronous Read Tape Transport", Operating and Service Manual No. 101133, Pertec, 1971.

- 8. "Recomended Microprocessor Bus Standard For South Africa", National Electrical Engineering Research Institute, NERI/Ko/1/78, Issue 2, 7 May 1979.
- 9. "SABUS the SA uP bus standard", Pulse October 1984.
- 10. "iAPX 188 High Intergration 8-bit Microprocessor", Intel Data Sheet 210706-001, Intel Corporation, 1982.
- 11. "Introduction to the 80186", Intel Application Note, contained in Microsystem Components Handbook, Intel Corporation, 1984.
- 12. "iAPX 86/88, 186/188 User's Manual", Vol.1 Programmer's Reference, Intel Corporation, May 1983.
- 13. Neubig, B: "Technical Information: Design of Crystal Oscillator Circuits", Special Issue of VHF Communications, Edition 3/1979 and 4/1979.
- 14. Zimmermann, H: "OSI Reference Model The ISO Model for Open Systems Interconnection", IEEE Trans. Commun., vol COM-28, April 1980.
- 15. Tanenbaum, A.S.: "Computer Networks", Prentice-Hall, 1981.
- 16. "RSX-11M Version 4 Executive Reference Manual", Digital Equipment Corporation, 1980.
- 17. "IAS/RSX-11 I/O Operations Reference Manual", Digital Equipment Corporation, 1981.

- 18. "RSX-llM Guide to Writing an I/O Driver", Digital Equipment Corporation.
- 19. Boehm, B.W.: "Software Engineering Economics", Prentice-Hall, 1981.
- 20. Parnas, D.L.: "Designing Software for Ease of Extension and Contraction", IEEE Trans. Software Engineering, March 1979.
- 21. "Pascal-86 User's Guide", Intel Corporation, 1983.
- 22. "Run-Time Support Manual for iAPX 86,88 Applications", Intel Corporation, 1982.
- 23. Perez, A.: "Byte-Wise CRC Calculations", IEEE Micro, V3 N3, June 1983.
- 24. "Kennedy Model 9700 Magnetic Tape Unit Operating Manual", Kennedy Corporation, Publication number 106-9701-700A.
- 25. "Argus 500 Computer System Hardware Technical Manual (Cover 3, Part 4)", Ferranti Limited, 1979.
- 26. "Magnetic Tape Coupler Model T04/C", Dataram Corporation, Publication number 06133.
- 27. "MECL High Speed Integrated Circuits", Motorola inc., 1978.

APPENDIX A

TAPE CONTROLLER USER'S GUIDE

This appendix contains information required to operate the tape controller both as a peripheral of the PDP-11 computer, and as a stand-alone device. The appendix consists of four sections, the first of which contains general information on the controller, and the second of which contains information required to load the PDP-11 device driver onto the PDP-11. This information is only required by the system operator. The third section contains information on the use of the tape controller as a peripheral of the PDP-11 for the general user. The fourth and last section describes the operation of the controller as a stand-alone device. Knowledge of this section is not required to operate the controller as a PDP-11 peripheral.

NOTE. Information presented in this appendix is correct as at 23 June 1986.

1. General Information

- 1.1. The tape controller can operate in one of two modes: remote mode (controlled by a host system) or local mode (controlled by the user on a local terminal). Operation in these two mode is mutually exclusive, in order to prevent access conflicts.
- 1.2. For both local and remote mode, logical unit numbers are used. The upper unit in the rack is unit 0, and the lower unit is unit 1.
- 1.3. For any tape operations to occur the unit in question must be loaded and on-line. Procedures for achieving this vary from unit to unit. Consult the relevant operating manual for this and other information specific to each individual tape transport.
- 1.4. As currently configured, the tape controller software is in the form of a hex file which must be down loaded before any other operation is performed. This may be most easily achieved by PDP-11 serial channel making of the used for communication. Note however that this is only possible before the channel has been reconfigured to operate as a data link. The physical connection to achieve this is exactly the same as for the data link, and is described in section 2. Assuming this connection to be in place, then the following command should be used:

PIP TT2: = DL1:[100,34]admtcn.hex

2. Physical Interface

2.1. Interface to the tape transports. The following connectors are used for interface to the tape transports:

Card 1 J4 Write data.

Card 1 J2 Control.

Card 2 J2 Read data.

Card 1 J3 is connected to card 2 J3.

2.2. Serial Interface channels. The serial interface channels both come from the CPU card. They are connected as follows:

Channel O

Data link to host system. In the current configuration this goes to TT2: on the PDP-11. Note that channel O is identified by a red band on the ribbon cable leading to

the RS-232 connector.

Channel 1 This is connected to the local terminal. Note that this connection is not required for operation in remote mode.

3. Loading the PDP-11 Device Driver

3.1. Note that if the tape controller software is to be downloaded via the PDP-11, then the down load must be performed before the device driver is loaded.

3.2. The following example contains the complete load sequence, as seen on the user's terminal (user inputs underlined). Note that this must be performed from a privileged terminal. The (ESC) shown below represents a single ESC character.

3.3. Example

```
)ope 350

000350 /117034 2744

000352 /000342 0

000354 /116760 2744

000356 /000342 0

000360 /117034 (ESC)

)loa ma:

)
```

- 3.4. Use of a different PDP-11 serial line. As currently configured the device driver can make use only of serial line TT2. In order to use a different serial line on the PDP-11 the following steps must be taken.
 - 3.4.1. The device driver data table must be modified to represent the the new base address of the serial port in question, as well as it's associated interrupt vectors. This information is stored in the SCB.
 - 3.4.2. The sequence shown above must be modified so as to set the interrupt vector of the new serial link to the nonsense vector. Thus the OPE 350 above must become OPE XXX,

where XXX is the interrupt vector of the serial port in question.

4. Using the controller in remote mode

- 4.1. The device driver is known as MADRV, and the tape transports are MAO: and MAI:.
- 4.2. Operation of the tape units once the above load sequence has been completed is essentially identical to that of a conventional tape drive. There are however two exception to this:
 - 4.2.1. The utility programs BRU and FLX do not function in conjunction with MADRV. This is discussed in detail in the main text.
 - 4.2.2. MADRV provides an additional error message. If the data link is broken, or is not reliable enough to allow error free transmission, then the error code IE.TMO will be returned. Note however that certain utility programs may also return a device-not-ready message, rather than IE.TMO.
- 4.3. Example. In the following example a blank tape is initialized with a volume name of test, the tape is mounted as a FILES-ll device, a file copied to tape and finally a directory of the tape obtained. User inputs are underlined.

)all mal:

)

) ini mal:test

)mou mal:test

)pip mal: = [100,34]clean.cmd

)dir mal:

Directory MAl:

20-JUN-86 14:28

CLEAN.CMD ;1 1. 20-JUN-86 00:00

Total of 1./1. blocks in 1. file

)

4.4. Possible error messages.

The PDP-11 may return the following error messages (All numeric values are in octal).

IE.FHE	(305)	The	unit	was	not	ready,	or	a
		catas	troph	ic	hard	lware	er	ror
		occur	red,	so	pr	eventing	1	the
		opera	tion	from	being	attempte	d.	

IE.BBE (310)	A	bad	block	was	encountered,	and
	t.h	e eri	ror was	not	recoverable.	

IE.ABO (361)	Operation	was	aborted	on	the
	request of	the us	ser.		

IE.DAO (363)	Data	overrun.		Α	A block		which	was
	read	in	was	larg	ger	thai	n the	the
	state	d s	ize.					

write-locked, or had the write-lock

Time out on request. This

returned in the event of a data

	bit in the status word set.
IE.SPC (372)	Illegal buffer size. A byte count of less than 8 was specified for a read operation, or a byte count of less than 14 for a write operation.
IE.VER (374)	Irrecoverable parity or CRC error.
IE.IFC (376)	Illegal function request.

link failure.

5. Operation in local mode

IE.TMO (241)

5.1. Information common to all local mode operations :

- 5.1.1. Local operations mode is an interactive, menu driven system which enables the user to examine, modify and copy tapes without host intervention. Diagnostics information may also be obtained, and various aspects of the operation of the controller configured. Note that it is not necessary for connection to be made to a host system for operation in local mode.
- 5.1.2. Any numeric value may be entered in any one of five formats:
 - 5.1.2.1. Hexadecimal. Hexadecimal numbers are terminated by an 'h' or 'H' character.

- 5.1.2.2. Octal. Octal numbers are denoted by termination by one of the following characters: 'o', 'O', 'q' or 'Q'.
- 5.1.2.3. Binary. Binary numbers are denoted by termination with either a 'b' or a 'B'.
- 5.1.2.4. Decimal. A decimal number is denoted by a number with no special terminating character (the number ends in a valid decimal digit).
- 5.1.2.5. Character literal. The ASCII value of a character can be entered as a numeric parameter if it is enclosed by double quotes eg. "t". Note that while all other numeric input formats are insensitive to case, character literal input will preserve case.
- 5.2. Entering local mode. Local mode is entered by transmitting a carriage return character from the local terminal. The user is then prompted by a series of menus. Each of these menus will now be described.
- 5.3. Local mode main menu. The main menu displays immediately that local mode is entered, and is shown below:

LOCAL MODE MENU

- 1. Copy an unformatted tape.
- 2. Copy an ANSI formatted tape.

User's guide

- 3. Erase a tape.
- 4. System functions.
- 5. Enter local tape operations mode
- 6. Return to remote mode.

Input your selection (1..6):

These menu choices have the following functions:

- 5.3.1. Copy an unformatted tape. The user is prompted to mount a source and destination tape, and then a block by block copy operation is performed. Each block is verified after it has been written. The copy operation halts on encountering a double tape mark, and should be used for tapes which are not ANSI formatted. Once the operation is complete both tapes are rewound. Information as to the number of blocks and tape marks copied are displayed while the copy is in progress.
- 5.3.2. Copy a formatted tape. This option performs a very similar function to the above option, but copies ANSI formatted tapes rather than unformatted tapes. In this case the copy operation terminates on encountering an tape mark preceded by an EOV block. Note that as currently configured, UCT's PDP-11 system produces ANSI formatted tapes.
- 5.3.3. Erase a tape. The user is prompted for the unit number on which the tape is mounted. The tape is then rewound, erased to the EOT tab, and then rewound again. Note

that this destroys all information on a tape, and cannot be used to erase from the current tape position to the end of the tape.

- 5.3.4. System functions. This option allows the user to configure certain aspects of the tape controller's operation. The system functions menu is displayed. This is discussed below.
- 5.3.5. Local tape operations. This option allows the user to selectively modify the contents of a tape mounted on either unit, as well as to obtain diagnostics information. The local operations menu is displayed. Local operations are discussed below.
- 5.3.6. Return to remote mode. Once this option has been selected, the controller is once more under the control of the host system. The controller can be returned to local mode by pressing the carriage return key on the local terminal.
- 5.4. System functions menu. The system functions menu is shown below:

SYSTEM FUNCTIONS MENU

- 1. Set data link baud rate.
- 2. Set terminal baud rate.
- 3. Set terminal type.

User's guide

- 4. Set tape unit characteristics.
- 5. Enable block diagnostics.
- 6. Disable block diagnostics.
- 7. Enable frame diagnostics.
- 8. Disable frame diagnostics.
- 9. Return to local mode menu.

Input your selection (1..9):

These menu choices have the following functions:

- 5.4.1. Set data link baud rate. If this option is selected, a menu of baud rates is displayed. This option is provided primarily in case the system is to be used in conjunction with some other host computer, for example via a telephone line.
- 5.4.2. Set terminal baud rate. This option functions identically to the above option, but sets the terminal baud rate. This is provided for terminals which cannot support the default 9600 baud. This could for example be used to interface to a printing terminal in order to provide hard copy of tape contents.
- 5.4.3. Set terminal type. Before a menu is displayed the terminal screen is cleared. This option selects the terminal type in use in order select the appropriate control codes.

If the terminal in use is not listed in the displayed menu then the final choice, 'Other', should be used. This outputs no control codes. The default terminal type is Perkin Elmer.

5.4.4. Set tape unit characteristics. This option is provided in order to modify the timing characteristics of a tape transport connected to the controller. The following values are prompted for.

NOTE. These values should be modified only after studying the information pertinent to tape formats presented in the main section of this document.

- 5.4.4.1. Master clock. This value sets the period of the master character clock. The character clock is the multiple of the tape bit density in bits per inch (always 800) and the tape speed in inches per second. This value is in units of 200 nS clock increments.
- 5.4.4.2. Short gap count. This value sets the counter which detect the gap in read strobes which occurs between the data characters and the check characters when a block is read. The value chosen must be large enough to prevent the detection of a gap in the event of normal variations in bit density, but must be small enough to always detect the gap in question. This is normally set to two character spaces. This value is in units of 200 nS clock increments.
- 5.4.4.3. Long gap count. This value sets the counter which is used to detect a gap between read strobes long enough to indicate that the present block (or tape mark) is complete. This is normally set to a least 12

character spaces. This value is in units of 200 nS clock increments.

- 5.4.4.4. Normal start gap length. This is used to set the time delay from initiating tape motion to writing the first character for write operations. This value is in character clocks, and is obtained from the tape transport's manufacturer.
- 5.4.4.5. Long start gap length. This is used to set the time delay from initiating tape motion to writing the first character for write-with-long-gap operations. This value is in character clocks, and is obtained from the tape transport's manufacturer.
- 5.4.4.6. EOF start gap length. This is used to set the time delay from initiating tape motion to writing the first character for write tape mark (EOF) operations. This value is in character clocks, and is obtained from the tape transport's manufacturer.
- 5.4.4.7. Read start gap length. This is used to set the minimum gap from initiating tape motion to when read characters may be expected. This value is not critical, and is normally set to approximately a quarter of the value used for write operations.
- 5.4.4.8. Stop gap length. This value sets the gap from the last character to be written for write operations or, in the case of read or space operations, from the detection of the end of the block to the removal of the tape motion command. This, in conjunction with the start gap value, sets the inter-block gap length. This

value is in character clocks, and is obtained from the tape transport's manufacturer.

- 5.4.5. Enable block diagnostics. Selecting block diagnostics results in the tape controller displaying the contents of the various fields in each command block which it receives. Note that the data field is not displayed, but that the status of the tape unit after the operation has completed is displayed. A description of the fields in command blocks may be found in appendix D. This option is supplied to ease the task of interfacing the tape controller to another host system. Note that the tape controller must be returned to remote mode before it will respond to any incoming blocks.
- 5.4.6. Disable block diagnostics. The block diagnostics system described above is disabled.
- 5.4.7. Enable frame diagnostics. Selecting frame diagnostics results in the tape controller displaying the contents of the various fields (other than the data) in each frame which it sends or receives. A description of all possible frame types and fields may be found in appendix D. This option is supplied to ease the task of interfacing the tape controller to another host system.
- 5.4.8. Disable frame diagnostics. The frame diagnostics system described above is disabled.
- 5.4.9. Return to local mode menu. The local mode main menu is displayed.
- 5.5. Local operations menu. The local operations menu is shown below:

LOCAL OPERATIONS MENU

- l. Select a unit.
- 2. Read a block into the local buffer.
- 3. Write the local buffer to tape.
- 4. Write to tape with a long inter-record gap.
- 5. Write an EOF mark.
- 6. Space blocks forward.
- 7. Space blocks reverse.
- 8. Set the read threshold high
- 9. Set the read threshold low
- 10. Rewind.
- ll. Set unit off-line.
- 12. Display the local buffer.
- 13. Modify the local buffer.
- 14. Display local buffer diagnostics information.
- 15. Change the present buffer size.
- 16. Exit to the main menu.

Unit O status : On line, at BOT

Input your selection (1..16):

- 5.5.1. All local operations have several features in common :
 - 5.5.1.1. A status line is displayed at the bottom of the local operations menu. The information in this line is updated after each menu selection. The following messages can appear on this line:
 - 5.5.1.1.1. Unit number.

- 5.5.1.1.2. Either On-line or Select error. If the unit is not on-line, then the select error message will be displayed.
- 5.5.1.1.3. At BOT. This message is displayed if the selected unit is at the BOT tab.
- 5.5.1.1.4. Past EOT. If this message is displayed then the unit is past the EOT tab. This is reset once the unit has returned past the EOT tab.
- 5.5.1.1.5. Rewinding. The unit is rewinding. Note that the next command can be entered while this message is displayed. The command in question will be delayed until the rewind operation is complete.
- 5.5.1.1.6. Time error. This is a time-out condition. It occurs on read or space operations when no read strobes are detected for approximately 12 inches of tape.
- 5.5.1.1.7. Parity error. A parity error was detected on a read operation.
- 5.5.1.1.8. CRC error. The CRC check on a block read in failed.
- 5.5.1.1.9. Length error. The block to be read in was too large.
- 5.5.1.1.10. DMA error. This is a hardware error, and can result either from incorrect timing parameters, or a corrupted tape block.

- 5.5.1.1.11. Write locked. The write enable ring is not installed on the tape mounted on the selected unit.
- 5.5.1.2. All operation refer to the selected unit. A unit is selected by option 1 in the menu, to be described later.
- 5.5.1.3. All operations involving data transfer refer to the local buffer. This buffer also has associated with it a length, which is normally set by the most recent read operation, but may be manually changed. On initial entry into the local operations menu the buffer is initialized to contain a test message of length 16.
- 5.5.2. The following operations may be performed:
 - 5.5.2.1. Select a unit. The user is prompted for a valid unit number. All subsequent operation refer to this unit.
 - 5.5.2.2. Read block. The next block of data on the selected unit is read into the local buffer. Note that the buffer size is set to maximum prior to the read. Note that reading a tape mark will corrupt the contents of the local buffer.
 - 5.5.2.3. Write block. The local buffer is written to tape.
 - 5.5.2.4. Write block with long gap. The local buffer is written to tape with a long inter-record gap.
 - 5.5.2.5. Write EOF. A tape mark is written to tape.
 - 5.5.2.6. Space blocks forward. The user is prompted for the number of blocks to space. The operation is then executed.

User's guide

Note that the space operation terminates on encountering a tape mark.

- 5.5.2.7. Space blocks reverse. The same conditions as for the above operation apply.
- 5.5.2.8. Set the read threshold high. The read threshold of the selected tape transport may be set high in order to verify a previously written block. Note that the normal setting is low.
- 5.5.2.9. Set the read threshold low.
- 5.5.2.10. Rewind. The tape on the selected unit is rewound.
- 5.5.2.11. Set the unit off-line. The unit is set off-line. No further operation can be performed until the tape transport is set on-line by the operator.
- 5.5.2.12. Display the local buffer. The hex value of the characters, as well as their ASCII representations are displayed. Note that characters which are not printable are denoted by a period ('.').
- 5.5.2.13. Modify the local buffer. The user is prompted for the location of the first character to modify. Note: Numbering starts at 0. The current value of the character is displayed, and the user is prompted for the modified value. This process then continues for the rest of the buffer, or until the user inputs an invalid value. Note that a carriage return causes the next character to be displayed without changing the current character.

- 5.5.2.15. Display diagnostics information. This displays the characters in the local buffer, together with the following information:
 - 5.5.2.14.1. Whether or not a parity error occurred when the character in question was read in.
 - 5.5.2.14.2. The state of the format recognition module after the character was read in. This information is important when setting the tape transport in question's timing parameters. The following state values can occur:
 - 5.5.2.14.2.1. State 1. The first character in a block, and no other, should have a state value of 1. This denotes that both the tape controller detected both a long and short gap prior to the character.
 - 5.5.2.14.2.2. State 2. The rest of the data characters should be of state 2, denoting that no gap was detected prior to the character.
 - 5.5.2.14.2.3. State 3. The first check character should have a state value of 3. This denotes that a short gap was detected prior to the character's read strobe. If no error has occurred, then this character is the first check character in the block. Note that this check character is automatically displayed as the final character in the block when displaying diagnostics information.

State values other than these, or these state values at invalid positions in the block, indicate either incorrect timing parameters or a corrupted block. Note that valid diagnostics information can only be obtained directly after a read operation.

- 5.5.2.15. Change the local buffer size. This option is used to change the length of the local buffer. This is typically required in order to write a block which is either shorter or longer than the current block block length, for diagnostic purposes.
- 5.5.2.16. Return to main menu. This return to the main local mode menu.
- 5.5.3. Example. The following example shows the first block on unit 1 being read into local memory (user inputs underlined).

To return to local mode hit return

LOCAL MODE MENU

- 1. Copy an unformatted tape.
- 2. Copy an ANSI formatted tape.
- 3. Erase a tape.
- 4. System functions.

User's guide

- 5. Enter local tape operations mode
- 6. Return to remote mode.

Input your selection (1..6):5

LOCAL OPERATIONS MENU

- 1. Select a unit.
- 2. Read a block into the local buffer.
- 3. Write the local buffer to tape.
- 4. Write to tape with a long inter-record gap.
- 5. Write an EOF mark.
- 6. Space blocks forward.
- 7. Space blocks reverse.
- 8. Set the read threshold high
- 9. Set the read threshold low
- 10. Rewind.
- ll. Set unit off-line.
- 12. Display the local buffer.
- 13. Modify the local buffer.
- 14. Display local buffer diagnostics information.
- 15. Change the present buffer size.
- 16. Exit to the main menu.

Unit 1 status : On line, at BOT

Input your selection (1..16):2

LOCAL OPERATIONS MENU

- 1. Select a unit.
- 2. Read a block into the local buffer.
- 3. Write the local buffer to tape.
- 4. Write to tape with a long inter-record gap.
- 5. Write an EOF mark.
- 6. Space blocks forward.
- 7. Space blocks reverse.
- 8. Set the read threshold high
- 9. Set the read threshold low
- 10. Rewind.
- ll. Set unit off-line.
- 12. Display the local buffer.
- 13. Modify the local buffer.
- 14. Display local buffer diagnostics information.
- 15. Change the present buffer size.
- 16. Exit to the main menu.

Unit 1 status : On line

Read block size: 80

Input your selection (1..16):

APPENDIX B


CIRCUIT DIAGRAMS : CPU CARD


The CPU card consists of the following subsections :


- 1. CPU. The CPU (U7) is an 80188-6. This is the 6 MHz version of the device. Although an 8 MHz version of the device exists, and would be better suited to this application, this was not available at the time of purchase. The clock to the chip is provided by a 12 MHz crystal and the device's internal Ull and its associated circuitry synchronization of the ready line from SABUS, as well as ensuring that timing margins are not violated when an external device releases a bus hold.
- 2. SABUS interface. Ul, U2 and U4 latch the CPU address and drive both the local and SABUS address lines. U8 provides control signals to SABUS, and is disabled by UlO in the event of a local bus access. U8's control lines are tristated in the event of a bus hold. U5 drives the SABUS data lines, and is controlled by U8's bus control lines. Ul3 divides the CPU clock down to a frequency compatible with SABUS cards, and U6d provides drive to the SABUS reset line.


CPU CARD Page B-2

- 3. EPROM storage. Ul4, Ul5, Ul6 and Ul7 form the EPROM storage for the card. Ul5, which contains the boot code, is enabled by the CPU's UCS line. This UCS line is the only chip select line which is active when the CPU is reset. All the other EPROMs are selected by MCS lines.
- 4. Serial ports. U18 and U21 are the serial interface chips, and U19, U20, U22 and U23 provide the RS-232 conversion function. U18 is selected by PCSO and U21 by PCSl. The baud rate for serial port O is set by the TO output of the CPU and that of serial port 1 by the Tl output. The receive and transmit interrupts of both ports are connected to individual interrupt inputs on the CPU.













		TABLE 1				
	DE	ACE TABL	E			
REFERENCE	DEVICE		POWER PINS			
DESIGNATION	TYPE	GND	+5V	112V	-12V	
	1	.L	L			
U1	74L5373 74L5373	10	20		l	
U2 U3 U4	74L5373		20 20		I	
U3	174LS37	17		L	I	
U4	74.5373	18	20 20			
105	174LS245	110	120			
Û 6 U7	174LS38	17				
U7	80188-6	26, 60	9. 43	1		
ÜŠ	8288	10	20			
109	174L\$37	17	114	I		
U10	741.530	17	114			
010 011 013	174LS174] 8	116			
013	74L\$74	17	114			
LU14	2764/128	114	26			
U15	2764/128	114	28	I		
U16	2764/126 2764/126 2764/126	114	25 25 25 25 25			
U17	2784/128	114	28			
U18	8251A	14	26	I		
UID	MC1488	17	I	14		
U20	MC1488	17	I	14	1	
U21	8251A	14	26			
U22	MC1489A	17	114			
U23	MC1489A	17	114	I		

Notes	Signature	Date					
f. Olmentiane in Inches.	Designed		Titie		04.04	~	
2. Taleranees:	Drawn		1100	8	0188	3	
.XX +-	APPR.	ļ	CPU CARD				
Angles +-	APPR.	Revision D			Document Number		
			Scale _			2 01	



APPENDIX C

CIRCUIT DIAGRAMS : TAPE INTERFACE MODULE

The module is composed of two SABUS cards. These cards are connected via a 40 way ribbon cable of which two lines are also connected to the CPU card. These are the DMA request lines. Connection to SABUS is made only via the SABUS connector on card 1, with the connector on card 2 being used only as a mechanical connection. This allows both cards to be simultaneously debugged with only one extender card. Card 1 also has the write data and control connectors to the tape transports, while card 2 contains the read data connector. Note that in the description which follows all components on card 1 have a number beginning with 1 (eg. U101) and all components on card 2 have a number beginning with 2 (eg. U201).

1. SABUS interface. The SABUS interface's function is to provide address decoding, as well as buffering for the data bus and control lines. UlO2, UlO3 and UlO4 decode the base address of the module, while UlO7 and Ull8b provide enable lines to each addressable device in the module. The base address of the module is wire-wrap selectable. UlO1 is the

data bus buffer. All of the components related to the SABUS interface are located on card 1.

- 2. Output buffers. The output buffer section of the module provides both buffering and latching of signal to be outputted to the tape transports. All of these devices reside on card 1. This section may be further subdivided into three subsections:
 - 2.1. Data output latches. These latches, composed of Ull3 and Ull9, latch the output data to the tape drives. The eight data bits are latched by Ull9, and the parity bit as well as the two strobe enable bits (as described earlier) are latched by Ull3. The data and parity bits are buffered and transmitted to the tape transport, while the strobe enable bits are gated with signals from the timing generator to provide write and write-reset strobes to the transports. Data transfer to these latches is by DMA, as described earlier.
 - 2.2. Configuration latch. This latch, Ull7, sets the configuration of the module. It has the following outputs:
 - 2.2.1. Drive select lines. Two bits are used to select the tape transport. These lines are decoded by Ull8a, a two to four line decoder. The resulting one of four select lines are buffered and used to select the appropriate tape transport.

- 2.2.2. Count select lines. These two lines are fed to the timing section of the module, and will be described in a later section.
- 2.2.3. Forward/reverse select line. This line selects the direction of tape motion.
- 2.2.4. Read/write select line. This line selects whether a read or a write operation is to be performed.
- 2.3. Command output latch. It is the function of the command output latch to provide signals to the module which may be used to drive edge sensitive inputs. In order to achieve this a bit addressable latch is used, so as to allow only one bit at a time to be updated without raising the possibility of unwanted transitions on any other bit. This latch, UlO8, provides four edge sensitive signals (SWS, RWC, OFFC and RTH) direct to the tape drive as well as a GO (start operation) and a board reset signal to the rest of the module. The output of the latch are reset to a logical zero by the SABUS reset signal, which sets the board reset active, and all other signals inactive. This prevents the module from generating any unwanted signal during power up.
- 3. Input buffers. The input buffer and latch section resides on card 2, and consists of two subsections :
 - 3.1. Data input buffers and latches. U203 latches data from the tape transports, while U204a latches the parity bit. U201 buffers this bit onto the data bus, in

addition to several status bits. These status bits include state information from the format recognition section, and a bit from the DMA section which indicates the occurrence of a DMA error. It should be noted that these status bits are not latched by the RDS strobe, as the state of the format recognition module after a character is read in, rather than when it is read in, is required for check character recognition. This status information is stored for each character which is read in. Transfer from both these buffers is always by DMA, as is that of the output data latches.

- 3.2. Status input buffer. This buffer, U202, buffers several lines which are taken directly from the tape transports, as well as two signals from the timing module itself. These signal are a run signal, which indicates whether the module is executing a command, and an EOF signal, which indicates that a tape mark was passed during the process of the last command.
- 4. Format recognition section. The function of this section, which resides entirely on card 2, was described above. It consists essentially of a state machine, timing circuits and state decoding logic. The state machine consists of three JK flip-flops (U211b, U217a and U217b) and their associated gates. The state machine is clocked by the RDS strobe from the tape transports, and has two inputs which indicate timing information. These two input are SG (short gap) and LG (long gap). SG is active when a strobe has not been detected for two character clocks, and LG when a strobe has not been detected for ten character clocks. Both of these signal are generated by programmable timers (counters 1 and 2 of U110), so allowing operation with tape transport of various speeds. U218c and U219c decode a signal denoting

that the tape head is over an inter-record gap, while U218a and U219a detect the passing of a tape mark.


- 5. Timing generation section. This section generates signals which require precision timing, such as the tape motion signals and the write strobes. The timing section consists of several sections:
 - 5.1. Master clock. The master clock consists of Ql and its associated components, which form a highly stable 10 MHz oscillator. The circuit is a Colpitts oscillator, which was chosen above logic oscillators for its superior accuracy and start-up performance [13]. Ull2A divides this signal down to a 5 MHz square wave, which is used to derive all other module timing.
 - 5.2. Character clock generation. The character clock is generated by dividing the master clock by a programmable ratio. This division is done by counter 0 of UllO, and the pulse width of the resulting signal is set to precisely 2 uS by Ulll. This signal is used to generate write strobes, as well as for timing purposes.
 - 5.3. Start counter. This counter (counter 0 of U105) sets the delay from the start of an operation to the beginning of the count phase of the operation. This only has real significance in the case of write operations, when this is when the first character is written. For all other operations this counter, although still in the timing chain, is set to a small nominal value. The start of this timing period also sets the run flip-flop, Ull2b. When this flip-flop is set, tape motion is enabled, setting either the


synchronous forward command line or the synchronous reverse command line active, dependant on the setting of the forward/reverse status line described above. The output of this flip-flop is also available for reading by the CPU, to ascertain whether or not the operation is complete. Note that this bit goes inactive when the tape motion commands go inactive, but that the tape motion has not yet ceased at this point.


- 5.4. Main counter. This counter, counter 1 of U105, counts either write strobes, read strobes or blocks, as defined by the count select line. The time during which this counter is active is known as the count phase, and this phase may be ended either by the counter reaching zero or by a programmable end condition. This end condition is programmed by the same count select lines as the items to be counted. Both the selection of the count and the selection of an end condition are done by U220, which is a dual four way multiplexer. Three combinations are valid for the count select lines. These are as follows:
 - 5.4.1. Count select of 00. This value selects the counting of write strobes, and no end condition. This is used for write operations, which always end only when all characters have been written.
 - 5.4.2. Count select of Ol. This value selects the counting of read strobes, and an end condition of encountering a inter-record gap. This is used for read block operations, when the operation is normally terminated at the end of a block (e.i. when an inter-record gap is encountered) or when some maximum number of characters is exceeded.


This last condition is an error, and the operation is ended to avoid buffer overflow.


- 5.4.3. Count select of 10. This value selects the counting of inter-record gaps encountered, and an end condition of passing a tape mark. This is used for space operations, where a specified number of blocks must be spaced, and the operation must be aborted on encountering a tape mark.
- 5.5. Stop counter. Once the end of an operation is encountered, a delay must occur before the tape motion command is deactivated, in order to ensure that the tape head stops at the correct point relative to the end of the last block or tape mark. This accomplished by counter 2 of UlO5, which resets the run flip-flop on completion of its count, thus taking the motion command lines inactive and informing the CPU that the operation is complete.
- 6. DMA request generation section. This section generates two DMA request signals which are passed to the CPU card. U210b and U207b are set to request DMA cycles for the data output latch and the parity and strobe information latch respectively. Both of these flip-flops are set by either a write strobe (including dummy writes) or by the GO signal. The GO signal loads the data for the the first write into the latches. The flip-flops are reset by a write to their respective latches. U211a and U210a perform a similar function for the read data, but in this case the flip-flops are set only by the read strobe. U204b and U207a detect DMA overrun errors which occur in the event of a DMA cycle being required before the previous cycle is complete.

















APPENDIX D

DATA LINK FORMAT INFORMATION

Communication on the RS-232 data link between the host system and the tape controller takes place in frames and blocks. The host transmits a command block to the controller, to which the controller replies with a response block. To ensure the error free transmission of these blocks a frame protocol is used. This appendix describes the formats of the blocks and frames used.

1. Data protocol

The link makes use of a character orientated frame protocol of the PAR (Positive Acknowledgement with Retransmission) type. The protocol is designed to allow the error-free transmission of an arbitrary number of 8-bit bytes.

2. Frame format

- 2.1. Character format. Each character is transmitted in conventional 8-bit/no parity serial format. Baud rate is not specified, but is normally 9600.
- 2.2. Special characters. Certain characters have special meaning in frames. Their use will be described later. These characters are the following (numeric values in octal).

DLE : 20

ACK: 6

NAK : 25

START: 2

CONT: 3

END: 4

2.3. Frame format. All frames have a common format:

DLE The first character in a frame is

always a DLE character. This character, together with the lead character, allows easy recognition

of the start of a frame.

Lead character The lead character identifies the

type of frame. Possible values are

described below.

Frame number The Frame number is always either O

or l. In the case of data frames this alternates sequentially, and

in the case of Ack and Nak frames this refers to the frame being acknowledged.

Data

A variable number of data characters, up to a maximum of 64, may be transmitted. Character stuffing of DLE characters is performed.

DLE

This single DLE character indicates the end of the data section of the frame, and is always present.

Terminating character

The terminating character serves to distinguish the frame end from the frame beginning, as well as to indicate whether or not this frame is the last in the block. The valid terminating characters are described below.

CRC low byte

In order to provide error detection for the frame a CRC is appended. The CRC is CCITT-16 standard. This CRC is performed on all characters in the frame, and starts from an initial value of FFFF hex. The CRC is transmitted as two characters, the least significant byte being transmitted first.

CRC high byte

This is the second part of the CRC described above.

- 2.3.1. Three types of frames exist, and the frame type is indicated by the lead character. These are the following:
 - 2.3.1.1. Data frames. Data frames are indicated by a START character in the lead position. Data frames carry a variable number of data characters, and are terminated by either a CONT or an END character. If terminated by a CONT character then the next frame is a continuation of the current block, and if terminated by an END character then the frame is the last frame in the current block.
 - 2.3.1.2. Ack frames. Ack frames are indicated by an ACK character in the lead position, and are transmitted to indicate the the frame whose number is in the frame number field was received correctly. Ack frames never contain data, and are terminated by an END character.
 - 2.3.1.3. Nak frames. Nak frames are indicated by an NAK character in the lead position, and are transmitted to indicate the the frame whose number is in the frame number field contained an error. Nak frames never contain data, and are terminated by an END character.
- 2.4. State values. The use of state driven software for both the transmission and reception of frames was discussed in the main text. The following states are used in both the PDP-11 and tape controller software:
 - 2.4.1. Transmit states. These states are defined by the character which will be transmitted as soon as the transmit data port becomes empty.

- 2.4.1.1. State O. Start condition. A DLE is to be transmitted. Next state is state 1.
- 2.4.1.2. State 1. Transmit the lead character. Next state is state 2.
- 2.4.1.3. State 2. Transmit the frame number. Next state is state 3 if there is data to transmit, else state 5.
- 2.4.1.4. State 3. Transmit a data character. Next state is state 4 if the character was a DLE, else state 5 if the character was the last data character in the frame, or else the state remains at 3.
- 2.4.1.5. State 4. Transmit a DLE. Next state is state 5 if the no data is left to transmit, or else state 3.
- 2.4.1.6. State 5. A DLE is to be transmitted. Next state is state 6.
- 2.4.1.7. State 6. The terminating character is to be transmitted. Next state is state 7.
- 2.4.1.8. State 7. The low byte of the CRC is to be transmitted. Next state is state 8.
- 2.4.1.9. State 8. The high byte of the CRC is to be transmitted. Next state is state 0, ready for the next frame.
- 2.4.2. Receive states. These states are defined by the character which the device expects to receive next.

- 2.4.2.1. State O. Start condition. A DLE is to be received. Next state is state 1 but only if the character was a DLE, else the state remains at O.
- 2.4.2.2. State 1. Receive the lead character. Next state is state 2, if the character was a valid lead character. If the character was not valid, then the state reverts to 0.
- 2.4.2.3. State 2. Receive the frame number. Next state is state 3.
- 2.4.2.4. State 3. Receive a data character. Next state is state 4 if the character is a DLE, or else the state remains at 3.
- 2.4.2.5. State 4. Receive either a DLE or a terminating character. Next state is state 3 if the character was a DLE, or else state 5.
- 2.4.2.6. State 5. The low byte of the CRC is to be received. Next state is state 6.
- 2.4.2.7. State 6. The high byte of the CRC is to be received. Next state is state 0, ready for the next frame.

3. Block format

Two block formats exist; one for command blocks and one for response blocks.

3.1. Command blocks. Command blocks contain five fields. These are the following:

Opcode

This field is one byte long, and contains the operation to be executed, as well as certain other information. A detailed description of this field is given below.

Unit number This field, which is one byte long, contains the logical unit number to which the command block refers.

Status in This is a 16 bit field which contains status information. The definition of each bit is given below.

Count in This is a 16 bit field which normally contains a count value, but contains a status value for certain operations. This is discussed below.

Data

This field, which is from 0 to 8192

bytes long, contains data for write

operations. For all other

operations it is empty.

3.1.1. Opcode. This field is one byte long, and contains the following information.

3.1.1.1. Bits 0-5. The command to be executed is encoded into the lower 6 bits of the opcode. Ten command are supported. These are the following (numeric codes in decimal):

- 3.1.1.1.1. RLB (1). Read logical block. The next block is read in, and transmitted to the host. The count field contain the maximum number of characters to be read in. If a greater number is read in then an error occurs and no data is returned to the host.
- 3.1.1.1.2. WLB (2). Write logical block. The transmitted block of data is written to tape. The number of data bytes is contained in the count field.
- 3.1.1.1.3. EOF (3). write end-of-file mark. A tape mark is written. The count field is not used.
- 3.1.1.4. RWD (4). Rewind. The tape on the unit in question is rewound. The count field is not used.
- 3.1.1.5. RWU (5). Rewind and off-line. The unit is rewound and set off-line. The count field is not used.
- 3.1.1.1.6. SPB (6). Space blocks. The tape is spaced by the selected number of blocks. The count field contains the two-compliment value of the number of blocks to space. The space operation is terminated on encountering a tape mark.
- 3.1.1.1.7. SPF (7). Space files. The tape is spaced by the selected number of files. The count field contains the two-compliment value of the number of files to space. ANSI formatted tapes

files are delimited by end-of-file records, but unformatted tapes are delimited by tape marks. The end of data on a tape is known as the logical end of volume. This is denoted by a double tape mark for unformatted tapes, and an EOV record followed by a double tape mark for ANSI tapes. Note that the end of volume condition is not detected for ANSI tapes. Space file operations are terminated on encountering the logical end of volume condition in the case of unformatted tapes.

- 3.1.1.1.8. STC (8). Set tape characteristics. This is used in order to set bits in the status word. See below for a description of which bits are affected. The count field contains the bit pattern to be inserted into the status word. Note that this function must be carried out by the tape controller because although the status word is stored in the host, the controller must check that the host does not attempt to operate the tape units in unsupported modes (eg at the wrong bit density).
- 3.1.1.1.9. SEC (9). Sense tape characteristics. This reads the status word. See below for a discussion of the return value. The count field is not used.
- 3.1.1.1.10 SMO (10). Mount and set tape characteristics. This is identical to STC, except that if the unit is not ready and at the BOT tab, then an error results. The count field contains the bit pattern to be inserted into the status word.

- 3.1.1.2. Bit 6. Bit 6 is set if the mounted tape is ANSI formatted, and cleared otherwise. This information is necessary to determine file delimiters, as discussed above.
- 3.1.1.3. Bit 7. Bit 7 is set if retrys for operations which failed are disallowed. If this bit is not set then the tape controller will normally retry a failed operation up to 10 times.
- 3.1.2. Status field. This is a 16 bit word, which contains status information relation both to the characteristics of transports, and the current status tape transport. The characteristics bits can be set by the STC and SMO commands described above. A description of each bit will now be given. Note that the description provided below only describes bits which are relevant to the controller. The PDP-11 assigns meaning to all of these bits, but only some are used by the tape controller. Only bits 6 and 7 can be set by STC and SMO, and have meaning to the controller. Note however that bits 0,1,3 and 11 can also be set and reset, but are ignored by the controller. This is done for reasons of compatibility with the TM-11.

Bit	Meaning when set
0	Not used.
1	Not used.
2	Not used.
3	Not used.
4	Tape is past the EOT tab.

5	Last tape command encountered an EOF (tape mark).
6	Writing is prohibited.
7	Writing with an extended inter- record gap is prohibited. This means that no error recovery will be attempted on write operations.
8	Select error.
9	Unit is rewinding.
10	Tape is physically write-locked.
11	Not used.
12	Not used.
13	Tape is at BOT.
14	Tape is at the end of volume. Note that this condition is detected only for unformatted tapes, and that the head is positioned between the tape marks which denote it.
15	Not used.

3.2. Response blocks. Response blocks consist of four fields. These are the following:

This is a 16 bit field, and Status contains the same information as the incoming status in the command field, as described above.

Count

This normally contains an integer field, but occasionally contains status information. This is further discussed below.

Return code

This is a 16 bit word which contains a numeric code. This indicates the result of the operation. Possible values are given below.

Data

This field varies from 0 to 8192 bytes. It only exists in response to read commands. Note that if the transport encounters a EOF mark then two bytes are returned, each of which are the numeric value of the character used in a tape mark. This is done for TM-11 compatibility purposes.

3.2.1. Count value. The meaning of the value in the count field is described for the various operations. Note that operations not listed here do not make use of this field. The meaning of the mnemonics are described above. Numeric values are in two's compliment form.

RLB Number of bytes transferred.

WLB Number of bytes transferred.

SPB Number of blocks spaced over.

SPF Number of files spaced over.

SEC Status word as described above.

3.2.2.	Return	code.	The var	cious po	ossible	return	codes	are
descri	bed belo	w. All	numeric	values	are in	octal.		

IS.SUC (1)	The command was successfully completed.
IE.EOT (302)	The tape is past the EOT tab. Note that this means that the operation was successfully completed.
IE.FHE (305)	The unit was not ready, or a catastrophic hardware error occurred, so preventing the operation from being attempted.
IE.BBE (310)	A bad block was encountered, and the error was not recoverable.
IE.DAO (363)	Data overrun. A block which was read in was larger than the the stated size.
IE.WLK (364)	A write operation was attempted on a unit which was either physically write-locked, or had the write-lock bit in the status word set.
IE.EOF (366)	An EOF (tape mark) was encountered.
IE.SPC (372)	Illegal buffer size. A byte count of less than 8 was specified for a read operation, or a byte count of less than 14 for a write operation.
IE.VER (374)	Irrecoverable parity or CRC error.
IE.IFC (376)	Illegal function request.

APPENDIX E

SOFTWARE LISTINGS : PDP-11 DEVICE DRIVER

Module		PAGE
Device	driver	E-2
Device	tables	E-19

```
.TITLE MADRY
                                           .IDENT /02.05/
                                     VERSION 2.2
                                    A.D. MC GUFFOG
                                                           MARCH 1985
3
9
                                     PREVIOUSLY MODIFIED BY:
10
11
12
                                   : MODIFIED BY:
13
14
15
16
                                     UCT SERIAL 9-TRACK TAPE UNIT DRIVER
17
18
                                     THIS DRIVER INTERFACES WITH THE TAPE TRANSPORT VIA A DL11 AT 9600 BAUD.
                                     COMMANDS, DATA AND DEVICE STATUS ARE FORMATTED INTO STRUCTURED
19
20
                                     PACKETS OF BYTES IN ACCORDANCE WITH A SERIAL PROTOCOL.
21
22
                                     MACRO LIBRARY CALLS
23
24
                                           .MCALL HWDDF$, PKTDF$, UCBDF$, SCBDF$
25 000000
                                           HWDDF$
                                                                   DEFINE HARDWARE REGISTERS
                                                                    DEFINE I/O PACKET OFFSETS
26 000000
                                           PKTDF$
27 000000
                                           UCBDF$
28 000000
                                           SCBOF$
29
30
31
                                   ; EQUATED SYMBOLS
32
33
                                                                    LOADABLE DRIVER
           000000
                                   LD$NA ==
34
35
36
           000200
                                   TRDY= 200
                                                                    TRANSMITTER READY
                                                                    TRANSMITTER INTERRUPT ENABLE
37
           000100
                                   TIE=
                                         100
38
           000100
                                   RIE = 100
39
40
41
           900009
                                   ACK = 6
42
           000020
                                   DLE = 20
43
           000025
                                   NAK = 25
44
                                   START = 2
           000002
45
           000003
                                   CONT = 3
                                   END = 4
           000004
46
47
           000027
                                   RESET = 27
48
49
50
           000000
                                   RCS = 0
51
           000004
                                   TCS = 4
52
           000002
                                   9BUF = 2
53
           000006
                                   78UF = 6
54
55
56
           177777
                                   CRCINIT
                                                            177777
57
           170270
                                   CRCFIN
                                                            170270
```

58		4 3		
59				
60	000005	RETRYS =	5	
61	111111111111111111111111111111111111111	2 3		
62		1		
63	100000	TR.STR =	1	
64				
4	000002	TR.DATA =	2	
65	000004	TR.END =		
66	000010	TR.ERR =	. 10	
67	000020	TR.OP =	20	
58	000040	TR.BSY =	40	
69	000100	TR.ACR =	100	
70	000200	TR.DIN =	200	
71		8 8		
72		1		
73	000003	RESETFNUM	=	3
74	44444			4
	000000	HO DETDY	=	200
75	000200	NO.RETRY	-	200
76	*****	1		
77	000100	LAB. TAPE	=	100
78		8		
79		9		
80	000200	BUFLEN	=	128
81	000100	NUMDAT	=	64.
82		•		
83		•		
34	000001	RLBCMD	2	1.
85	000002	WLBCMD	=	2.
36	000003	EOFCMD	=	3.
87	000004	RNDCMD	=	4.
38	000005	RWUCMD	=	5.
89	000004	SPBCMD	=	6.
90	000007	SPFCMD	=	7.
91	000010	STCCMO	2,	6.
92	000011	SECCMO	=	9.
93	000012	SMOCMD	:	10.
94		# #		
95		1		
96 00000	000000	CNTBL:	.WORD	0
97 00000		TLEN:	.WORD	0
98 00000		COUNT:	.WORD	0
99 00000		TINOEX:	.WORD	0
		RINDEX:	.WORD	0
101 00001		RETCOUNT:	.WORD	0
102 0000		ERRCODE:	.WORD	0
103 00001		RETRYCHT:	.WORD	0
104 00000		RSTATE:	.WORD	0
105 00002	22 000000	TSTATE:	.WCRD	0
106 00002	24 000000	RCRC:	.WORD	0
107 00002	26 000000	TCRC:	.WORD	0
108 00003		TCRCSV:	.WORD	0
109 00003		OPCODE:	.BYTE	0
110 00003		TRSTATUS:	BYTE	Ŏ
111 00003		FAUAIN:	.BYTE	Ŏ
112 00000		FNUMOUT	.BYTE	0
113 00003		RECHAR:	.BYTE	0
114 0000	37 000	RTCHAR:	.BYTE	0

```
115 000040
            000
                                      TECHAR:
                                                     .8YTE 0
             000
116 000041
                                   . TTCHAR:
                                                       .BYTE 0
117 000042 000000
                                      TENUM:
118 000044 000000
                                      RENUM:
119
120
121
                                      INOW THE FRAME BUFFER SPACE
122
123
124 000046
                                      TDATA:
                                                    .BLKB
                                                               SUFLEN
125
126 000246
                                      RDATA:
                                                 .BLKB
                                                               BUFLEN
127
128
129
                                      NOW THE STATE TABLES
130
131
132 000446 002236'
                                      RSTTBL:
                                                       .WORD
                                                               RCFXDLE
133 000450 002276'
                                                       . WORD
                                                               RCFCHAR
134 000452 002402'
                                                               RCFNUM
                                                       .WORD
135 000454 002436'
                                                       .WORD
                                                               RCDATA
136 000456 002502'
                                                       .WCRD
                                                               RCDLE
137 000460 002424'
                                                       . AORO
                                                                REXIT
138 000462
           002542
                                                       .WORD
                                                                RCCRC
139
140
141 000464 001472'
                                      TSTTBL:
                                                       .WORD
                                                               TXDLE
                                                       .WORD
142 000466 001500'
                                                               TXFCHAR
143 000470 001524'
                                                       .WORD
                                                               TXFNUM
144 000472 001546'
                                                       .WORD
                                                               TXDATA
145 000474 001722"
                                                       .WORD
                                                               TXDDLE
146 000476 001472'
                                                               TXDLE
                                                       .WORD
                                                               TXTCHAR
147 000500 001744'
                                                       .WORD
148 000502 001752'
                                                               TXCRCLO
                                                       .WORD
149 000504 001774"
                                                       .WORD
                                                               TXCRC
150
151
152
153
                                      .MACRO TBLENT COM, CMD, TYPE
154
155
                                               .WORD
                                                       COM
156
                                              .BYTE
                                                       CMD, TYPE
157
158
                                      ENDM TBLENT
159
160
                                        LOCAL DATA STORAGE
161
162
163
                                     LGFCN: TBLENT IO.RLB, RLBCMO, O
TBLENT IO.WLB, WLBCMO, O
TBLENT IO.EOF, EOFCMO, O
164 000506
165 000512
166 000516
167 000522
                                              TBLENT IO.RWD, RWDCMD, 1
168 000526
                                              TBLENT IO.RWU, RWUCHO, 1
169 000532
                                           TBLENT IO.SPB, SPBCMO, O TBLENT IO.SPF, SPFCMD, O
170 000536
                                              TBLENT 10.STC, STCCMD, -1
171 000542
```

172 000546 173 000552	TBLENT 10.SEC, SECCMD, -1 TBLENT 10.SMO, SMOCMC, -1
174 000556' 175 · · · · · · · · · · · · · · · · · · ·	ENOLGF = .
177 000556 000566' 178 000560 003224' 179 000562 003244' 180 000564 003242'	*MATRL:: .WORD MAINI .WORD MACAN .WORD MAOUT .WORD MAPWF
182 183 184 185	LOCAL BIT ASSIGNMENTS
186 187	**-MAINI- TAPE INITIATOR
188 189 190 191 192 193 194	THIS ROUTINE IS ENTERED FROM THE QUEUE I/O DIRECTIVE WHEN AN I/O REQUEST IS QUEUED AND AT THE END OF A PREVIOUS I/O OPERATION TO PROPAGATE THE EXECUTION OF THE DRIVER. IF THE SPECIFIED CONTROLLER IS NOT BUSY, THEN ATTEMPT IS MADE TO DEQUEUE THE NEXT I/O REQUEST. ELSE A RETURN TO THE CALLER IS EXECUTED. IF THE DEQUEUE ATTEMPT IS SUCCESSFUL, THEN THE NEXT I/O OPERATION IS INITIATED. A RETURN TO THE CALLER IS THEN EXECUTED.
196 197	: INPUT:
198 199 200	R5 = ADDRESS OF THE UCB OF THE CONTROLLER TO BE INITIATED OUTPUT:
201 202 203 204	IF THE SPECIFIED CONTROLLER IS NOT BUSY AND AN I/O REQUEST IS WAITING TO BE PROCESSED, THEN THE REQUEST IS DEQUEUED AND THE DRIVER INITIATES THE REQUESTED I/O FUNCTION
205 206 207 000566 208 000572 103001 209 000574	:ENABL LSB MAINI: CALL \$6TPKT ;GET AN I/O PACKET TO PROCESS BCC 10\$ RETURN ;IF CS CONTROLLER BUSY OR NO REQUEST
210 211	THE FOLLOWING ARGUMENTS ARE RETURNED BY SETPKT:
212 213 214 215 216 217 218	R1=ADDRESS OF THE I/O REQUEST PACKET. R2=PHYSICAL UNIT NUMBER. R3=CONTROLLER INDEX. R4=ADDRESS OF THE STATUS CONTROL BLOCK. R5=ADDRESS OF THE UCB OF THE CONTROLLER TO BE INITIATED.
219 220	MAGNETIC TAPE FUNCTION INDEPENDENT I/O REQUEST PACKET FORMAT:
221 222 223 224 225 226	I.LNK WD. 00 = 1/O QUEUE THREAD WORD. I.PRI WD. 01 = REQUEST PRIORITY (LOW BYTE). I.EFN WD. 01 = EVENT FLAG NUMBER (HIGH BYTE). I.TCB WD. 02 = ADDRESS OF THE TCB OF THE REQUESTOR TASK. I.LN2 WD. 03 = POINTER TO 2ND LUN WORD IN REQUESTOR TASK HEADER.
227 228	:I.UCB WD. 04 = CONTENTS OF 1ST LUN WORD IN REQUESTOR TASK HEADER (UCB) :I.FCN WD. 05 = I/O FUNCTION CODE (IO.RLB/IO.RWD/IO.SPB/ETC.).

```
229
                                    :I.IOSB WD. 06 = VIRTUAL ADDRESS OF I/O STATUS BLOCK.
230
                                    ; IOSB+2 WD. 07 = RELOCATION BIAS OF I/O STATUS BLOCK.
231
                                    :1058+4 WD. 10 = I/O STATUS BLOCK ADDRESS (REAL OR DISPLACEMENT+140000).
232
                                    :I.AST WD. 11 = VIRTUAL ADDRESS OF AST SERVICE ROUTINE.
233
234
235
                                    ; READ/WRITE LOGICAL FUNCTION DEPENDENT I/O PACKET FORMAT:
236
237
                                    :I.PRM WD. 12 = PAGE ADDRESS OF DATA BUFFER ADDRESS.
238
                                    ;PRM+2 WD. 13 = OFFSET OF DATA BUFFER ADDRESS.
239
                                    :PRM+4 WD. 14 = NUMBER OF BYTES TO BE TRANSFERRED.
240
                                    :PRM+6 WD. 15 = NOT USED.
241
                                     :PRM+10 WD. 16 = NOT USED.
242
                                    ;PRM+12 WD. 17 = NOT USED.
243
                                     :PRM+14 ND. 20 = RELOCATION BIAS OF DIAGNOSTIC REGISTER BLOCK ADDRESS.
244
                                    :PRM+16 ND. 21 = DIAG. REG. SUFFER ADDRESS (REAL/DISPLACEMENT+140000).
245
246
247
                                    ; BLOCK AND FILE SPACING FUNCTIONS DEPENDENT I/O PACKET FORMAT:
248
249
                                    :I.PRM WD. 12 = SPACING COUNT (POSITIVE=FORWARD, NEGATIVE=BACKWARD).
250
                                    :PRM+2 WD. 13 = NOT USED.
251
                                     :PRM+4 WD. 14 = NOT USED.
252
                                     :PRM+6 WD. 15 = NOT USED.
253
                                     :PRM+10 WD. 16 = NOT USED.
254
                                     PRM+12 ND. 17 = RELOCATION BIAS OF DIAGNOSTIC REGISTER BLOCK ADDRESS.
255
                                     ;PRM+14 WD. 20 = DIAG. REG. BUFFER ADDRESS (REAL/DISPLACEMENT+140000).
256
                                    :PRM+16 WD. 21 = NOT USED.
257
258
259
                                      (MOUNT AND) SET CHARACTERISTICS FUNCTION DEPENDENT I/O PACKET FORMAT.
260
                                     FOR SENSE CHARACTERISTICS, I.PRM (WD. 12) IS NOT USED:
261
262
                                    :I.PRM WO. 12 = NEW CHARACTERISTICS WORD.
263
                                     :PRM+2 WD. 13 = NOT USED.
264
                                    :PRM+4 WD. 14 = NOT USED.
265
                                     :PRM+6 WD. 15 = NOT USED.
266
                                    ;PRM+10 WD. 16 = NOT USED.
267
                                     ;PRM+12 WD. 17 = NOT USED.
268
                                    :PRM+14 WD. 20 = NGT USED.
269
                                     :PRN+16 WD. 21 = NOT USED.
270
271
272
                                    ; WREOF, REWIND, AND UNLOAD FUNCTIONS DEPENDENT I/O PACKET FORMAT:
273
274
                                    :I.PRM WD. 12 = NOT USED.
275
                                    ;PRM+2 WD. 13 = NOT USED.
276
                                    ;PRM+4 WD. 14 = NOT USED.
277
                                    :PRM+6 WD. 15 = NOT USED.
278
                                    :PRM+10 WD. 16 = NOT USED.
279
                                    ;PRM+12 WD. 17 = RELOCATION BIAS OF DIAGNOSTIC REGISTER BLOCK ADDRESS.
280
                                    ;PRM+14 WD. 20 = DIAG. REG. BUFFER ADDRESS (REAL/DISPLACEMENT+140000).
281
                                    :PRM+16 WD. 21 = NOT USED.
282
283
284 000576 010567 177176
                                    10$:
                                            YOK
                                                     R5, CNTBL
285 000602 012702 000506'
                                            YOV
                                                     #L6FCN, R2
                                                                     :POINT TO LEGAL FUNCTION TABLE
```

286 000606	016100	000012			MOV	1.FCN(R1), RO GET FUNCTION CODE
287 000612 288 000620 289 000624	112767	000000	177212		SVOK	#O, OPCODE :GET READY TO SET UP THE OPCODE
288 000620	032700	0000006			TIS	#IQ.X, RO ;ARE RETRYS SUPPRESSED?
289 000624	001403				BEG	15\$; IF EQ THEN NOT
290 000626					BISB	NO.RETRY, DPCOOE :SIGNAL SO
291 000634		000004	000005		BITE	#US.LAB, U.STS(R5) ; IS THIS A LABELED TAPE? 17\$; IF EQ THEN NOT #LAB.TAPE, OPCODE ; SIGNAL ANSII LABELED
292 000642					BEQ	17\$ IF EQ THEN NOT
293 000644	152767	000100	177160		SISB	#LAB.TAPE, OPCODE ;SIGNAL ANSII LABELED
294 000652	042700	0000006		175:	BIC	#1Q.X, RO ; MASK OUT THE RETRY SUPPRESS BIT
295 000656	020022			20\$:	CMP	RO, (R2)+ ; IS IT A LEGAL FUNCTION ?
295 000660	001406				8EQ	35\$;EQ IS YES
297 000662	062702	000002			ADD	#2, R2 ;NEXT FUNCTION CODE
298 000666	020227	000556			CMP	R2, #ENOLGF ; ARE WE AT THE END OF THE TABLE ?
299 000672	001371				BNE	20\$; IF NOT THEN JUMP BACK
300 000674	000441				BR	40\$; IF WE GET HERE THEN ILLEGAL FUNCTION
301				1		#LAB.TAPE, Groupe (SIGNAL ANSIT LABELED #IQ.X, RO (MASK OUT THE RETRY SUPPRESS BIT RO, (R2)+ (IS IT A LEGAL FUNCTION? 35\$ (EQ IS YES #2, R2 (NEXT FUNCTION CODE R2, #ENOLGF (ARE WE AT THE END OF THE TABLE? 20\$ (IF NOT THEN JUMP BACK 40\$ (IF WE GET HERE THEN ILLEGAL FUNCTION
302 000676	016567	000024	177100	35\$:	VOM	U.BUF(R5), COUNT ;SAVE THE COUNT VALUE
303 000704	142767	000202	177121		BICB	#TR.DATA:TR.DIN, TRSTATUS ;ASSUME THAT THERE IS NO DATA
304 000712	020027	0000006			CMP	RO, \$10.WLB ;WRITE LOGICAL FUNCTION ?
305 000716	001006				BNE	37\$; IF NE THEN NOT
306 000720	152767	000002	177105		BISB	#TR.DATA, TRSTATUS ; THERE IS DATA
302 000676 303 000704 304 000712 305 000716 306 000720 307 000726 308 000734 309 000740	016567	000030	177050		MOV	U.CNT(R5), COUNT THIS IS THE CORRECT COUNT VALUE
308 000734	020027	0000005		37\$:	CMP	RO, #IO.RLB ; READ LOGICAL FUNCTION ?
309 000740	001006				BNE	38\$;NE IS NOT
309 000740 310 000742	152767	000200	177063		BISB	#TR.DIN, TRSTATUS
311 000750	016567	000030	177026		YOM	U.CNT(R5), COUNT ;THIS IS THE CORRECT COUNT VALUE
311 000750 312 000756	152257	177050		38\$:	BISB	(R2)+, OPCODE GADD THE COMMAND TO THE DPCODE BYTE
313 000762 314 000770 315 000772 316 000774 317 000776	132765	000010	000005		SITE	#US.PWF, U.STS(R5) IS THE POWER-FAIL BIT SET ?
314 000770	001425				8EQ -	45\$;IF EQ THEN NO
315 000772	105712				TSTB	(R2) ;WHAT ACTION SHOULD WE TAKE ?
316 000774	100423				BMI	45\$; IF MINUS THEN NOTHING
317 000776	001017				BNE	45\$;IF MINUS THEN NOTHING 43\$;IF NOT ZERO THEN RESET POWER FAIL
318 001000	012700	000000C		405:	YOY	*IE.IFC&377, RO ;ELSE NOT A VALID OPCODE #0, R1 ;SET UP FOR IODONE
319 001004	012701	000000			MOV	#O, R1 ;SET UP FOR IDDONE
320				7		
321				1		
322				; ENTRY	POINT	FOR END OF FUNCTION
323				*		
324				7		
325 001010				IODONE:	CALL	\$1000N ;60
326 001014	000664				38	MAINI ; CHECK FOR MORE WORK
327				3		
328 001016				DIAG:	CALL	\$FORK
329 001022				DIAG1:	TSTB	(SP)+
330 001024					MOV	#0, R1
331 001030		0000000			MOV	#IE.DNR&377, RO
332 001034	000765				3R	ICCONE
333				3		
334 001036	142765	000010	000005	43\$:	81C8	₹US.?NF, U.STS(R5) RESET THE POWER FAIL 3IT
335						
336 001044			176761	455:	BISB	#TR.STR, TRSTATUS
337 001052	142/65	000001	000005		BICB	#US.ABO, U.STS(R5) CLEAR ANY ABORT CONDITION
333				9		
339	040707	AAAAA		9	MOH	ATRITA OT JOST HE THE OTHER LARREST OF THE CALLS THESE
340 001060					MOV	#TDATA, R3 . (SET UP THE START ADDRESS OF THE FRAME BUFFER
341 001064					8VOM	OPCODE, (R3)+ SET UP THE OPCODE
342 001070	110323	VVVVV0			MOA8	U.UNIT(R5), (R3)+ ;AND THE UNIT NUMBER

343 001074 344 001100	016523	000012			HOV	J.CW2(R5). (R3)+	THE TAPE STATUS THEN THE COUNT NOW LOAD THE NUMBER OF SYTES PER FRAME NOT THE END YET
344 001100	016723	176700			MOV	COUNT. (R3)+	THEN THE COUNT
345 001104	012702	000077			MOU	ANIIMAAT-A. 97	INDU I DAD THE WINDED DE SYTEE DES EDAME
346 001110	142747	10000	474745	*	2172	ATD CND TOCTATHO	• WALT THE CAN VET
347	172191	000007	110117		37.00	Attorne tentutos	indi the two tel
				i NEVTERN			
348 001116	A48919	22222	171.70	NEXTERN	4	***************************************	
349 001116	012767	000005	176672		MOV	*RETRYS, RETRYCHT	SET UP THE RETRY COUNTER
350 001124	012767	000000	176650		MOV	#O, TLEN	
·351 001132	116767	176704	1/88/3		BHVB	TFNUM, FNUMOUT	
352 001140	112767	000002	176672		SVOM	#START, TECHAR	
353 001146			176665		HOVE	#END. TTCHAR	:ASSUME THIS IS THE END FRAME
354 001154		000002	176651		BITE	#TR.DATA, TRETATUS	:IS THERE DATA?
355 001162		44444	112021		BEQ	504 .	TE SO THEN WE DATA
356 001164		000000				STO DATA TOCTATIO	; IF EQ THEN NO DATA ; ASSUME NO MORE DATA
	192101	900007	119971			tinionini indinio	FET A DATA SATE
357 001172	445467			48\$:		#GTBYT	GET A DATA BYTE
358 001176					HOVB	(SP)+, (R3)+	INSERT THE DATA IN THE FRAME
359 001200		000030			DEC	U.CNT(R5)	
360 001204						72	
361 001206	005765	000030			TST	U.CNT(R5)	IS THIS THE LAST BYTE?
362 001212	001410				BEQ	50\$	IF EO THEN YES
363 001214					TST	32	THE LAST BYTE IN THE FRAME?
364 001216					BNE		tille bild: Ot a sit the fittle.
745 001220	142747	000007	474447		AUGO	ACONT TTOUAG	*1 DAD A CONT CHADACTED
7// 004220	112/0/ 4E07/7	000000	47/577		ULAD	TUNIT IIVANK	;LOAD A CONT CHARACTER ;SIGNAL THAT THERE IS MORE DATA
366 001226	132/6/	000002	1/63//	2444	5155	FIR.UAIA, IKSIAIVS	SIGNAL THAT THERE IS MURE DATA
367 001234	012/6/	000100	1/6040	20\$:	auv	*NUMUAIA, ILEN	CALCULATE THE NUMBER OF BYTES
368 001242							
369 001246	152767	000100	176557		3158	#TR.ACR, TRSTATUS	
370							
370 371				; ENTRY	POINT P	OR FRAME RETRY	
371					POINT P	OR FRAME RETRY	
371						OR FRAME RETRY	
371 372 373 001254	152747		174551	; SENDERA	ME:		
371 372 373 001254	152767	000040	176551	; SENDERA	ME:		*CET HD TO DEPETUE A EDAME
371 372 373 001254	152767 012767	000040	176551 176520	; SENDERA	ME:		;SET UP TO RECEIVE A FRAME
371 372 373 001254	152767 012767 012767	000040 000000 000000	176551 176520 176522	; SENDERA	ME:		SET UP TO RECEIVE A FRAME
371 372 373 001254	152767 012767 012767 012767	000040 000000 000000 177777	176551 176520 176522 176520	; SENDERA	ME:		
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304	152767 012767 012767 012767 016504	000040 000000 000000 177777 000020	176551 176520 176522 176520	; SENDERA	ME: BISB MOV MOV MOV MOV	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4	GET THE SCB ADDRESS
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310	152767 012767 012767 012767 016504 116464	000040 000000 000000 177777 000020 000007	176551 176520 176522 176520	; SENDERA	ME: BISB MOV MOV MOV MOV MOVB	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4)	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316	152767 012767 012767 012767 016504 116464 016404	000040 000000 000000 177777 000020 000007 000012	176551 176520 176522 176520 000006	SENDFRA	ME: BISB MOV MOV MOV MOVB MOVB	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4	GET THE SCB ADDRESS
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316	152767 012767 012767 012767 016504 116464 016404	000040 000000 000000 177777 000020 000007 000012	176551 176520 176522 176520 000006	SENDFRA	ME: BISB MOV MOV MOV MOVB MOVB	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4)	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322	152767 012767 012767 012767 016504 116464 016404 012767	000040 000000 177777 000020 000007 000012 000000	176551 176520 176522 176520 000006 176472	SENDFRA	ME: BISB MOV MOV MOV MOVB MOV MOV MOV	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322 382 001330	152767 012767 012767 012767 016504 116464 016404 012767 012767	000040 000000 177777 000020 000007 000012 000000 177777	176551 176520 176522 176520 000006 176472 176470	SENDFRA	ME: BISB MOV MOV MOV MOV MOV MOV MOV MOV MOV	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE #CRCINIT, TCRC	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322 382 001330 383 001336	152767 012767 012767 012767 016504 116464 016404 012767 012767	000040 000000 177777 000020 000007 000012 000000 177777 000000	176551 176520 176522 176520 000006 176472 176470 176442	SENDFRA	ME: BISB MOV	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE #CRCINIT, TCRC #0, TINDEX	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS SET UP TO TRANSMIT
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322 382 001330 383 001336 384 001344	152767 012767 012767 012767 016504 116464 016404 012767 012767 122767	000040 000000 177777 000020 000007 000012 000000 177777 000000	176551 176520 176522 176520 000006 176472 176470 176442	SENDFRA	ME: BISB MOV MOV MOV MOVB MOV MOV MOV MOV CMPB	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE #CRCINIT, TCRC #0, TINDEX #START, TFCHAR	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS SET UP TO TRANSMIT IS THIS A DATA FRAME?
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322 382 001330 383 001336 384 001344 385 001352	152767 012767 012767 012767 016504 116464 016404 012767 012767 012767 012767 001011	000040 000000 177777 000020 000007 000012 000000 177777 000000 000002	176551 176520 176522 176520 000006 176472 176440 176442 176466	SENDFRA	ME: BISB MOV MOV MOV MOV MOV MOV MOV MOV MOV CMPB BNE	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE #CRCINIT, TCRC #0, TINDEX #START, TFCHAR 55\$	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS SET UP TO TRANSMIT IS THIS A DATA FRAME? IF HE THEN NOT
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322 382 001336 383 001336 384 001344 385 001352 386 001354	152767 012767 012767 012767 016504 116464 016404 012767 012767 012767 122767 001011 005367	000040 000000 177777 000020 000007 000012 000000 177777 000000 000002	176551 176520 176522 176520 000006 176472 176440 176442 176466	SENDFRA	ME: BISB MOV MOV MOV MOV MOV MOV MOV MOV MOV CMPB BNE DEC	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE #CRCINIT, TCRC #0, TINDEX #START, TFCHAR 55\$ RETRYCNT	GET THE SCB ADDRESS NON SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS SET UP TO TRANSMIT IS THIS A DATA FRAME? IF NE THEN NOT CHECK FOR MAX RETRYS
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322 382 001330 383 001336 384 001344 385 001352 386 001354 387 001360	152767 012767 012767 012767 016504 116464 016404 012767 012767 122767 001011 005367 001006	000040 000000 177777 000020 000007 000012 000000 177777 000000 000002	176551 176520 176522 176520 000006 176472 176470 176442 176466	SENDFRA	ME: BISB MOV MOV MOV MOV MOV MOV MOV MOV MOV CMPB BNE DEC BNE	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE #CRCINIT, TCRC #0, TINDEX #START, TFCHAR 55\$ RETRYCHT	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS SET UP TO TRANSMIT IS THIS A DATA FRAME? IF NE THEN NOT CHECK FOR MAX RETRYS IF NE THEN STILL OK
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322 382 001330 383 001336 384 001344 385 001352 386 001354 387 001360 388 001362	152767 012767 012767 012767 016504 116464 016404 012767 012767 122767 001011 005367 001006 012701	000040 000000 177777 000020 000007 000012 000000 177777 000000 000002 176436	176551 176520 176522 176520 000006 176472 176470 176442 176466	SENDFRA	ME: BISB MOV MOV MOV MOV MOV MOV MOV MOV MOV CMPB BNE DEC BNE	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE #CRCINIT, TCRC #0, TINDEX #START, TFCHAR 55\$ RETRYCHT 55\$ #0, R1	GET THE SCB ADDRESS NON SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS SET UP TO TRANSMIT IS THIS A DATA FRAME? IF NE THEN NOT CHECK FOR MAX RETRYS
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322 382 001330 383 001336 384 001352 386 001352 386 001354 387 001360 388 001362	152767 012767 012767 012767 016504 116464 016404 012767 012767 122767 001011 005367 001006 012701 012700	000040 000000 000000 177777 000020 000007 000012 000000 177777 000000 000002 176436	176551 176520 176522 176520 000006 176472 176470 176442 176466	SENDFRA	ME: BISB MOV	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE #CRCINIT, TCRC #0, TINDEX #START, TFCHAR 55\$ RETRYCHT 55\$ #0, R1 #IE.TMO&377, R0	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS SET UP TO TRANSMIT IS THIS A DATA FRAME? IF NE THEN NOT CHECK FOR MAX RETRYS IF NE THEN STILL OK
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322 382 001330 383 001336 384 001344 385 001352 386 001354 387 001360 388 001362 389 001362	152767 012767 012767 012767 016504 116464 016404 012767 012767 122767 001011 005367 001006 012701 012700	000040 000000 000000 177777 000020 000007 000012 000000 177777 000000 000002 176436	176551 176520 176522 176520 000006 176472 176470 176442 176466	SENDFRA	ME: BISB MOV MOV MOV MOV MOV MOV MOV MOV MOV CMPB BNE DEC BNE	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE #CRCINIT, TCRC #0, TINDEX #START, TFCHAR 55\$ RETRYCHT 55\$ #0, R1	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS SET UP TO TRANSMIT IS THIS A DATA FRAME? IF NE THEN NOT CHECK FOR MAX RETRYS IF NE THEN STILL OK
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322 382 001330 383 001336 384 001352 386 001352 386 001354 387 001360 388 001362	152767 012767 012767 012767 016504 116464 016404 012767 012767 122767 001011 005367 001006 012701 012700	000040 000000 000000 177777 000020 000007 000012 000000 177777 000000 000002 176436	176551 176520 176522 176520 000006 176472 176470 176442 176466	SENDFRA	ME: BISB MOV	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE #CRCINIT, TCRC #0, TINDEX #START, TFCHAR 55\$ RETRYCHT 55\$ #0, R1 #IE.TMO&377, R0	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS SET UP TO TRANSMIT IS THIS A DATA FRAME? IF NE THEN NOT CHECK FOR MAX RETRYS IF NE THEN STILL OK
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322 382 001330 383 001336 384 001344 385 001352 386 001354 387 001360 388 001362 389 001362	152767 012767 012767 012767 016504 116464 016404 012767 012767 122767 001011 005367 001006 012701 012700 000167	000040 000000 177777 000020 000007 000012 000000 177777 000000 000002 176436	176551 176520 176522 176520 000006 176472 176470 176442 176466	SENDFRA	ME: BISB MOV	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE #CRCINIT, TCRC #0, TINDEX #START, TFCHAR 55\$ RETRYCHT 55\$ #0, R1 #1E.TMO&377, R0 IODONE	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS SET UP TO TRANSMIT IS THIS A DATA FRAME? IF NE THEN NOT CHECK FOR MAX RETRYS IF NE THEN STILL OK
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322 382 001336 384 001344 385 001352 386 001354 387 001366 389 001366 390 001372 391 392 001376	152767 012767 012767 012767 016504 116464 016404 012767 012767 012767 001011 005367 001006 012701 012700 000167	000040 000000 177777 000020 000007 000012 000000 177777 000000 000002 176436	176551 176520 176522 176520 000006 176472 176470 176442 176466	SENDFRA	ME: BISB MOV	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE #CRCINIT, TCRC #0, TINDEX #START, TFCHAR 55\$ RETRYCHT 55\$ #0, R1 #IE.TMO&377, R0 IODONE #TRDY, TCS(R4)	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS GET UP TO TRANSMIT IS THIS A DATA FRAME? IF NE THEN NOT CHECK FOR MAX RETRYS IF NE THEN STILL OK IF MAX RETRYS THEN EXIT WITH TIME OUT READY FOR A CHARACTER?
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322 382 001336 384 001344 385 001352 386 001352 386 001354 387 001360 388 001362 389 001372 391 392 001376 393 001404	152767 012767 012767 012767 016504 116464 016404 012767 012767 122767 001011 005367 001006 012701 012700 000167	000040 000000 177777 000020 000007 000012 000000 177777 000000 000002 176436 000000 177412	176551 176520 176522 176520 000006 176472 176470 176442 176466	SENDFRA	ME: BISB MOV	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE #CRCINIT, TCRC #0, TINDEX #START, TFCHAR 55\$ RETRYCHT 55\$ #0, R1 #IE.TMO&377, R0 IODONE #TRDY, TCS(R4) 60\$	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS SET UP TO TRANSMIT IS THIS A DATA FRAME? IF NE THEN NOT CHECK FOR MAX RETRYS IF NE THEN STILL OK IF MAX RETRYS THEN EXIT WITH TIME OUT
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322 382 001330 383 001334 385 001352 386 001354 387 001360 388 001362 389 001372 391 392 001376 393 001404 394 001406	152767 012767 012767 012767 016504 116464 016404 012767 012767 122767 001011 005367 001006 012701 012700 000167	000040 000000 177777 000020 000007 000012 000000 177777 000000 000002 176436 000000 177412	176551 176520 176522 176520 000006 176472 176470 176442 176466	SENDFRA	ME: BISB MOV	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE #CRCINIT, TCRC #0, TINDEX #START, TFCHAR 55\$ RETRYCNT 55\$ #0, R1 #IE.TMO&377, R0 IODONE #TRDY, TCS(R4) 60\$ TSTATE	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS GET UP TO TRANSMIT IS THIS A DATA FRAME? IF NE THEN NOT CHECK FOR MAX RETRYS IF NE THEN STILL OK IF MAX RETRYS THEN EXIT WITH TIME OUT READY FOR A CHARACTER?
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322 382 001330 383 001336 384 001344 385 001352 386 001352 386 001354 387 001360 388 001362 389 001372 391 392 001376 393 001404 394 001406 395 001412	152767 012767 012767 012767 016504 116464 016404 012767 012767 122767 001011 005367 001006 012701 012700 000167 032764 001403 005267 000427	000040 000000 177777 000020 000007 000012 000000 177777 000000 000002 176436 000000 177412 000200 176410	176551 176520 176522 176520 000006 176472 176470 176442 176466	SENOFRA	ME: BISB MOV	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE #CRCINIT, TCRC #0, TINDEX #START, TFCHAR 55\$ RETRYCHT 55\$ #0, R1 #IE.TMO&377, R0 IODONE #TRDY, TCS(R4) 60\$ TSTATE TXDLE	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS SET UP TO TRANSMIT IS THIS A DATA FRAME? IF NE THEN NOT CHECK FOR MAX RETRYS IF NE THEN STILL OK IF MAX RETRYS THEN EXIT WITH TIME OUT READY FOR A CHARACTER? IF NOT READY WAIT
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322 382 001330 383 001336 384 001352 386 001352 386 001354 387 001360 388 001362 389 001376 390 001372 391 392 001376 393 001404 394 001406 395 001412 396 001414	152767 012767 012767 012767 016504 116464 016404 012767 012767 122767 001011 005367 001006 012701 012700 000167 032764 001403 005267 000427	000040 000000 177777 000020 000007 000012 000000 177777 000000 000002 176436 000000 177412 000200 176410	176551 176520 176522 176520 000006 176472 176470 176442 176466	SENOFRA	ME: BISB MOV	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE #CRCINIT, TCRC #0, TINDEX #START, TFCHAR 55\$ RETRYCHT 55\$ #0, R1 #IE.TMO&377, R0 IODONE #TRDY, TCS(R4) 60\$ TSTATE TXDLE	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS GET UP TO TRANSMIT IS THIS A DATA FRAME? IF NE THEN NOT CHECK FOR MAX RETRYS IF NE THEN STILL OK IF MAX RETRYS THEN EXIT WITH TIME OUT READY FOR A CHARACTER?
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322 382 001336 384 001344 385 001352 386 001354 387 001360 388 001362 389 001366 390 001372 391 392 001376 393 001404 395 001412 396 001412 396 001412	152767 012767 012767 012767 016504 116464 016404 012767 012767 122767 001011 005367 001006 012701 012700 000167 032764 001403 005267 000427	000040 000000 177777 000020 000007 000012 000000 177777 000000 000002 176436 000000 177412 000200 176410	176551 176520 176522 176520 000006 176472 176470 176442 176466	SENDFRA	ME: BISB MOV	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE #CRCINIT, TCRC #0, TINDEX #START, TFCHAR 55\$ RETRYCHT 55\$ #0, R1 #IE.TMO&377, R0 IODONE #TRDY, TCS(R4) 60\$ TSTATE TXDLE	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS SET UP TO TRANSMIT IS THIS A DATA FRAME? IF NE THEN NOT CHECK FOR MAX RETRYS IF NE THEN STILL OK IF MAX RETRYS THEN EXIT WITH TIME OUT READY FOR A CHARACTER? IF NOT READY WAIT
371 372 373 001254 374 001254 375 001262 376 001270 377 001276 378 001304 379 001310 380 001316 381 001322 382 001330 383 001336 384 001352 386 001352 386 001354 387 001360 388 001362 389 001376 390 001372 391 392 001376 393 001404 394 001406 395 001412 396 001414	152767 012767 012767 012767 016504 116464 016404 012767 012767 122767 001011 005367 001006 012701 012700 000167 032764 001403 005267 000427	000040 000000 177777 000020 000007 000012 000000 177777 000000 000002 176436 000000 177412 000200 176410	176551 176520 176522 176520 000006 176472 176470 176442 176466	SENOFRA	ME: BISB MOV	#TR.BSY, TRSTATUS #0, RINDEX #0, RSTATE #CRCINIT, RCRC U.SCB(R5), R4 S.ITM(R4), S.CTM(R4) S.CSR(R4), R4 #0, TSTATE #CRCINIT, TCRC #0, TINDEX #START, TFCHAR 55\$ RETRYCHT 55\$ #0, R1 #IE.TMO&377, R0 IODONE #TRDY, TCS(R4) 60\$ TSTATE TXDLE	GET THE SCB ADDRESS NOW SET UP THE TIMEOUT VALUE GET THE HARDWARE ADDRESS SET UP TO TRANSMIT IS THIS A DATA FRAME? IF NE THEN NOT CHECK FOR MAX RETRYS IF NE THEN STILL OK IF MAX RETRYS THEN EXIT WITH TIME OUT READY FOR A CHARACTER? IF NOT READY WAIT

400							
401							
402 001424				SMAOUT:	*		
403 001424						MA, PR5, 1	
404 001430	016504	000020			VOM	U.SCB(R5), R4	GET SCB ADDRESS
405 001434	016404	000012			VON	S.CSR(R4), R4	GET HARDWARE ADDRESS
406 001440	042764	000100	000004		SIC	#TIE, TCS(R4)	
407 001446	016746	176350			HOV		GET READY FOR INDIRECT JUMP VIA STATE TABLE
408 001452	005267	176344			INC	TSTATE	; AND SET READY FOR THE NEXT STATE
409 001456	006316				ASL	(SP)	
410 001460	062716	000464			ADD	#TSTTBL, (SP)	
411 001464	017616				HOV	a(SP), (SP)	
412 001470	000136				JMP	a(SP)+	; AND JUMP
413				8			
414				9			
415 001472	112746	000020		TXDLE:	HOVE	#OLE, -(SP)	ILDAD A DLE
416 001476	000445				BR	TEXIT	
417				1			
418				1			
419 001500				TXFCHAR			
420 001500	116746	176334			HOVB	TFCHAR, -(SP)	LOAD THE START CHARACTER
421 001504	122767	000003	176323		CMPB	*RESETFNUM, FNUMOUT	DO WE WANT TO TRANSMIT A FRAME NUMBER? IF HE THEN YES SEND A DLE
422 001512	001037				BNE	TEXIT	IF WE THEN YES
423 001514	012767	000005	176300		MOV	#5., TSTATE	SEND A DLE
424 001522	000433				BR	TEXIT	
425				*			
426		. = . = . =		1			
427 001524				TXFNUM:	MOVB	FNUMOUT, -(SP)	LOAD THE FRAME NUMBER
428 001530					IST	TEXIT	;IS THERE DATA?
429 001534					SNE	IEXII	IF NE THEN YES
430 001536		000005	1/6256		MUV.	#5., TSTATE	SKIP THE DATA STATES
431 001544	000422				38	TEXIT	
432				1			
433	A4.7AF	431034		TUBATA	нап	TIMES OF	. FRY THE BATE TARRY
434 001546				TXDATA:			GET THE DATA INDEX
435 001552					MOVB	TDATA(R5), -(SP)	LOAD IT
436 001556		V000ZV			CMPB	#DLE, (SP)	DO WE NEED TO STUFF A CHARACTER?
437 001562		17/070			BEQ		IF EO THEN YES
438 001564		176232		1001	DEC	TSTATE	STAY IN THIS STATE THEN
439 001570		17/210		52\$:	INC .	NO TIMBEY	ONE MORE CHARACTER DONE STORE THE UPDATED INDEX
440 001572		176210			MOV	TICH DE	TOTURE THE VIVALED INVEX
441 001576 442 001602		176200			CMP BNE	TLEN, R5 TEXIT	MARE WE FINISHED!
443 001604		000005	474240			#5., TSTATE	SEND THE LAST DLE
					nu v	13.1 ISINIC	ISEND THE CHOT DEC
444 001612	141405			TEXIT:	MATTE	(SP), R5	
446 001614					BIC	10F7 10 8177400 05	CLEAR THE HIGH BYTE
447 001620					XOR	R5, TCRC	INCOME THE HEART DITE
448 001624					SWAB	TCRC	
449 001630					MOV	TCRC, R5	
450 001634					BIC	#170377, R5	
451 001640					ASHC	24, 25	
452 001644				•	ASHC XOR	R5, TCRC	
453 001650					YOY	TCRC, R5	
454 001654					BIC	#377 , R5	
455 001660					ASHC	\$-5, R5	
456 001664	074567	176136			XOR	R5, TCRC	

458 459 460 461	7 001670 3 001674 7 001700 0 001704 1 001706 2 001712	042705 074567 112605 110564	176122 000006	000004		ASHC BIC XGR MOVB MOVB BIS	#-7, R5 #177760, R5 R5, TCRC (SP)+, R5 R5, TBUF(R4) #TIE, TCS(R4)	GET THE CHARACTER GOUTPUT IT ENABLE THE INTERRUPT
463 464 463					9	RETURN		; AND GO
467	5 001722 7 001725	005367	176070		TXDDLE:	DEC	TSTATE TSTATE	-CENA TUE DIE
469	3 001732 7 001736 0 001742	016705				HOVB HOVB	#DLE, -(SP) TINDEX, R5 62#	SEND THE DLE NOW GO SEE IF THAT WAS THE LAST CHARACTER
47					i			
47					TXTCHAR			
	3 001744 4 001744	116746	176071		IAIVAAR	MCV8	TTCHAR, -(SP)	LOAD THE TERM CHARACTER
	5 001750		110011			BR	TEXIT	TENNY THE TENN WINNIVER
47					*			
47					TVARALA			
	3 001752 7 001752	014747	174050	174050	TXCRCLO	MOV	TCRC, TCRCSV	SAVE THE CRC
	0 001760	005157		110030		COM	TCRCSV	WE TRANSMIT THE 1'S COMP
	001764					SVON	TCRCSV, -(SP)	THE LOW PART OF THE CRC
	2 001770	000167	177616			JHP	TEXIT	
40.					7			
48	5 001774	116764	176031	000006	TXCRC:	MOVB	TCRCSV+1, TBUF(R4)	IOK, THAT'S IT
	6 002002	052764	000100	000000	· xunu-	BIS	#RIE, RCS(R4)	ENSURE THAT WE CAN RECEIVE
	7 002010	132767	000004	176015		SITE	#TR.END, TRSTATUS	IS THIS THE END?
	8 002016	001004	000040	171000		BNE	65\$	FIF HE THEN YES
	9 002020 0 002026	142767	000040	176005		BICB RETURN	#TR.3SY, TRSTATUS	
49			`		* *	HE I VINN		
492					9			
	3 002030	041700	475754		65\$:	CALL	\$FORK	
	4 002034 5 002040					VON VON	ERRCODE, RO RETCOUNT, R1	SET UP FOR LODONE
	5 002044					MOV	#3407, R2	13ET OF FOR LODGINE
49	7 002050					JMP	ICCONE	
47					9			
	7 0		-		, *** 1	NTEDDIIDT	ENTRY POINT ***	
50					, xxx T	MICARUFI	CHIRI FUINI ***	
	2 002054				SMAINP:	1		
	3 002054					INTSV\$	MA,PR5,1	
	4 002060 5 002064					XON AOM	U.SCB(R5), R4 S.CSR(R4), R4	GET SCB ADDRESS
	5 002070			000000		MOV	#RIE, RCS(R4)	GET HARDWARE ADDRESS DISABLE INTERRUPTS
	7 002076					MOV	R5(SP)	; addition and willist (W
	8 002100		000002			VOM	RBUF (R4), R5	GET THE INPUT CHARACTER
	9 002104 0 002106		000040	175717		BMI	REXIT	FIF ERROR THEN IGNORE
	1 002114		VVVV4V	112111		BNE	#TR.BSY, TRSTATUS REXIT	;00 WE WANT THIS INTERRUPT? ;IF NE THEN NOT
513	2				*	W1100		yes (the fitheth std)
51	3 002116	010546				VOK	R5, -(SP)	

514 002120	042705	177400			310	#177400, R5		
515 002124		175674			YOR	R5, RCRC		
516 002130		175670			SWAB	RCRC		
517 002134		175664			AOA	RCRC, RE		
		170377			BIC			
518 002140						#170377, R5		
519 002144		000004			ASHC	#4, R5		
520 002150					XOR	R5, RCRC		
521 002154					VOM	RCRC, R5		
522 002160		000377			SIC	#377, R5		
523 002164					ASHC	4-5, 85		
524 002170	074567	175630			XOR	R5, RCRC		
525 002174	073527	177771			ASHC	#-7, R5		
526 002200					BIC	#177760, R5		
527 002204					XOR	R5, RCRC		
528 002210		11201			MOV	(SP)+, R5		GET THE CHARACTER BACK
529	415043			*	1104	ini i i i		int: The Minimores Subs
530 002212	MALTAL	175400		*	MOV	OCTATE _/CD\		GET READY FOR INDIRECT JUMP VIA STATE TABLE
								IGE! MENUT FOR INVINCUI JUNE VIN STATE TABLE
531 002216		1/33/6			INC	RSTATE		
532 002222					ASL	(SP)		
533 002224					ADD	#RSTTBL, (SP)		
534 002230		000000			XOV	a(SP), (SP)		
535 002234	000136				JMP	a(SP)+		; AND JUMP
536				*				
537				9				
538								
539 002236				RCFXDLE				
540 002236	142767	000010	175567			#TR.ERR, TRSTATUS		;NO ERRORS YET!
541 002244	122705	000020			CMPB	#DLE, R5		DLE RECEIVED?
542 002250		444454		70\$:	8EQ	REXIT		LE SO THEN FINE
543 002252		000000	475540	104.	MOV	#O, RSTATE		IF NOT THEN STAY THE WAY WE WERE
544 002260		177777	175536		MOV	#CRCINIT, RCRC		IT AND THEN STATE THE MAI ME MEVE
			175514					
545 002266		000000	1/2214		MOV	#O, RINDEX	•	
546 002274	000453				3R	REXIT		
547				3				
548				1				
549				1				
550 002276				RCFCHAI				· ·
551 002276	110567	175534			MOV8	R5, RFCHAR		STORE THE FIRST CHARACTER
552 002302	122705	000002			CMPB	#START, R5		NOW SEE IF IT WAS VALID
553 002306	001446				SEQ	REXIT	-	
554 002310	122705	000006			CMPB	#ACK, R5		
555 002314	001443				8E@	REXIT		
556 002316	122705	000025			CMPB	#MAK, R5		•
557 002322		000053			BEQ	REXIT		
558 002324		000004			CMP8	#END, R5		THE AN END OF SENT THEN COORD SET THE
	122103	VVVVV*			UNFO	WERV RJ		IF AN END OR CONT THEN ERROR, GET THE
559	004407				DEA	204		CRC AND SEND A NAK FRAME
560 002330		868887			BEA	80\$		
561 002332		000003			CMPB	#CONT, R5		
562 002336	001344	344***			BNE	70\$		
563 002340		000010	175465	803:	3155	#TR.ERR, TRSTATUS		ENSURE A NAK FRAME
564 002346	012767	000005	175444		MOV	\$5., RSTATE		
565 002354		000025	175454		BVDK	#NAK, RFCHAR		ASSUME THAT WE ARE WAITING FOR AN ACK FRAME
566 002362		000100	175443		BITB	#TR.ACR, TRSTATUS		
567 002370					BNE	REEXIT		
568 002372		000002	175436		MOVB	#START, RFCHAR		
569 002400	000411				BR	REEXIT		
570				g 7				

:71							
571 572 002402				RCFNUM:	CMPB	#O. R5	CHECK FOR VALID FRAME NUMBER
573 002406					3E@	90\$	7-1
574 002410					CMP8		:IF NEITHER OF THESE THEN DISASTER
575 002414					SNE	70\$	The Plant IIImil of Tilled in Tilled Dalling Dalling
576 002414	110517	475340		One:	MUND		STORE THE FRAME NUMBER
577 002410	110701	117712		1041	00	REXIT	TOTORE THE ENGINE AVIOLA
577 002422	900400				DK	KLAII	
577 002422 578 579 002424				OCCVIT:			
377 VVZ4Z4	049/AE			SEVITA	MULL	(CD): 0E	*DECYDDE DE
200 002424	V126U3	AAAAAA	000000	atili:	MUY	137/T; 13	ACET RECEIVE INTERRUBTE
301 002426	V3Z/64	000100	VVVVV		212	WHIE' UPINAL	FOCI MENETAE THIEMWALID
382 002434					HEIVAN		RESTORE RS SET RECEIVE INTERRUPTS
384				Ť			
584				I DADATA	awaa	HALF OF	-1145 TT 4 51 FS
585 002436	122705	000020		RCDATA:	CAPB	#ULE: K5	WAS IT A DLE? IF SO THEN NO ACTION TILL THE NEXT CHARACTER WANT TO STAY IN THIS STATE IS THERE STILL SPACE IN THE SUFFER? IF NO ROOM THEN IGNORE SAVE R4
586 002442	001770				954	REXII	THE SU THEN NU ACTION TILL THE NEXT CHARACTER
587 002444	005367	175350			DEC	RSTATE	WANT TO STAY IN THIS STATE
588 002450	022767	000177	175332	100\$:	CMP	#BUFLEN-1, RINDEX	IS THERE STILL SPACE IN THE BUFFER?
589 002456	001762			7	8E9	REXIT	IF NO ROOM THEN IGNORE
590 002460	010446				VOM	R4, -(SP)	SAVE R4
591 002462	016704	175322			YOU	RINDEX, R4 R5, RDATA(R4) RINDEX (SP)+, R4	
592 .002466	110564	0002461			MOVB	R5. RDATA(R4)	STORE THE DATA
593 002472		175312			INC	RINDEX	INEW INDEX
594 002476					HOV	(SP)+. R4	RESTORE RA
595 002500					38	REXIT	intaiont of
596	000131				un .	NL A L :	
597				ž			,
	110547	175774		DONE C+	MUCID	OS DTPUAD	ISTORE THE POSSIBLE TERMINATING CHARACTER
598 002502 599 002506	110307	000004		APPLE .	CAPB		
		000004				#ENO, R5	1CHU:
600 002512	001744	000007			SEA	REXIT	ADSTA
601 002514	122705				CMPB	#CONT, R5	; CUNI:
502 002520	001741				3EQ	REXIT	OF BUT THEY THE SUIDLANDS VE ALTA
603 002522		000020			CMPB	#DLE, RS	IF OLE THEN THE CHARACTER IS DATA
604 002526	001250				BNE	70\$	
605 002530		175264			DEC	RSTATE	
606 002534	005367	175260			DEC	RSTATE	
607 002540	000743				38.	100\$	
608				# 1			
509				*			
610 002542		170270	175254	RCCRC:	CMP	#CRCFIN, RCRC	IF OX THEN THIS SHOULD BE ZERO
611 002550					BEQ	110\$	
612 002552	152767	000010	175253		BISB	#TR.ERR, TRSTATUS	SIGNAL ERROR
613 002560	052764	000100	000000	110\$:	BIS	#RIE, RCS(R4)	ENABLE INTERRUPTS
614 002566					VOK	#O, RSTATE	READY FOR NEXT FRAME
615 002574	152767	000040	175231		8168	#TR.BSY, TRSTATUS	SIGNAL THAT THE RECEIVER IS BUSY
616 002602					YOK	(SP)+, R5	RESTORE R5
617 002604		000025	175224		CMPB	#NAK, RFCHAR	NAK FRAME?
618 002612					BEQ	170\$,
619 002614		400000	175214		CMPB	#ACK, RECHAR	OR MAYBE AN ACK FRAME?
620 002622		114440			BEQ	120\$	in many to the country.
621 002624		000100	175201		BITS	#TR.ACR, TRSTATUS	
522 002632	001157	444144	112271		SNE	180\$	
623 002634	122767	000002	175174		CMPB	#START, RECHAR	IS THIS A START FRAME?
524 002542		VVVVVZ	113114		BNE		
625 002644	000423					180\$	IF NOT THEN IGNORE THE FRAME
		000040	175157	10041	8R 0110	130\$	WAS TUEDE AN EDDOR IN THE RESETUES FRANCE
626 002646		900010	1/313/	12001	BITB	TR.ERR, TRSTATUS	:WAS THERE AN ERROR IN THE RECEIVED FRAME?
627 002654	VV1140				SNE	1804	IF NE THEN YES

628 002656 629 002664	001142				OMP8 .	180\$	CHECK FRAME NUMBERS
630 002666 631 002672	012704 074467	000001 175144	*75107		40V XOR	#1, R4 R4, TFNUM #TR.ACR, TRSTATUS #TR.DATA, TRSTATUS 1804	IF NOT THEN JUST IGNORE IF WE GET HERE THEN RECEIVED OK NEXT FRAME NUMBER
SOL SATIST	132767 001527	000002	175121		SITB SEQ	#TR.DATA, TRSTATUS	; IS THERE DATA? ; THEN GO WALT FOR A RETURN FRAME
635				i AT THE	e sorur	UE HAVE SOMBLETES ALL	TIME SELTION SAME OF CORV THE THEY SAME OUT THE SECT
636 637 638				8 8		WE HAVE GUARLETED ALL	TIME CRITICAL CODE, SO FORK AND THEN SORT OUT THE REST
639 002714							AND PROCESS AT LEISURE
640 002720 641 642	122767	000006	175110		CMPB	#ACK, RFCHAR	; FIRST FINISH WITH THE ACK FRAME. ; IF WE GOT HERE WITH AN ACK FRAME THEN ; THERE WAS NO ERROR, AND WE NEED MORE DATA
643 002726					SNE	140\$	
644 002730					MOV	#TDATA, R3	APT HE PER THE HELT PRIME
645 002734 646 002740					MOV JMP	#NUMDA/A, KZ NEXTFRM	SET UP FOR THE NEXT FRAME
647	900101	110122		*	2111	MEXII MI	
648 002744 649		000002	175064		CMPB		;A START FRAME IS THE ONLY OTHER VALID ;POSSIBILITY
650 002752					BNE		IF NOT THEN IGNORE THE FRAME
651 002754 652 002762						FNUMIN, FNUMOUT #END, TTCHAR	;SET UP FOR AN ACK OR NAK FRAME
653 002770					MOVB		ASSUME A NAK FRAME
654 002776					VOM	#O, TLEN	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
655 003004		000010	175021		BITB		WAS THERE AN ERROR IN THE RECEIVED FRAME
656 003012 657 003014		۸۸۸۸۸۲	47504L		BNE	170\$ #ACK, TFCHAR	; IF NE THEN YES ; SET UP FOR AN ACK FRAME
658 003022					CMP8	FNUMIN. RENUM	CORRECT FRAME NUMBER?
659 003030	001056				BNE	170\$	CORRECT FRAME NUMBER? IF NOT THEN ASSUME A LOST ACK FRAME SET THE NEW FRAME NUMBER
660 003032		000001			MOV	¥1, R4	SET THE NEW FRAME NUMBER
661 003036 662 003042					XOR	R4, RFNUM #RDATA, R2	
663 003046					YOV	RINDEX, R3	SET UP TO GET THE DATA
664 003052	132767		174753		SITE	#TR.STR, TRSTATUS	; IS THIS THE FIRST RETURN FRAME?
665 003060	001413				BEQ	150\$	IF EQ THEN NOT, ALL THE INFO IN THE
666 667 003062	012245	000012			MOV	(R2)+, U.CW2(R5)	; FRAME IS DATA ;GET THE TAPE STATUS
568 003066						(R2)+, RETCOUNT	AND THE COUNT VALUE
669 003072					MOV	(R2)+, ERRCODE	AND THE ERROR CODE
670 003076 671 003104			174727		BICB	#TR.STR, TRSTATUS	
672	1071/03	944446		1	SVB	#6., R3	i
673 003110	132767	000200	174715	150\$:	BITB	#TR.DIN, TRSTATUS	
674 003116					BEQ	160\$	
675 003120 676 003122					TST	R3	STILL DATA?
577 003124		000030			BEQ TST	160\$ U.CNT(R5)	; IF EQ THEN NOT ; STILL WANT DATA?
678 003130	001407				BEA	160\$	IF BA THEN NOT
679 003132	112246				MOVB	(R2)+, -(SP)	SET UP
580 003134 581 003140	005745	050000			CALL	\$PTBYT U.CNT(R5)	INSERT THE DATA
682 003144		444A9A			DEC	R3	
683 003146					BR	150\$	
584				*			

685 003150 12	22767 000004	174661	160\$: CMPB		IS THIS THE END FRAME?
	01003		BNE	170\$	(IF NE THEN NOT
687 003160 15			8188		IF SO THEN WANT TO CALL LODGNE AFTER ACK FRAME
	00167 176062		170\$: JMP	SENDFRAME .	
689 903172 01		174610		#O, RINDEX	
590 003200 01		174612	MOV	#O, RSTATE	
	12767 177777	174610		#CRCINIT, RCRC	
	42767 000040	1/4611	BICB	*TR.8SY, TRSTATUS	
693 003222			RETURN		
574			1		
695			3		
696					
697			NCARL C	1.00	
598 599			.DSABLE		
700			.ENABLE	. L30	
701			# 5 4 1		
702				ANCEL ENTRY POINT ****	
703			ARRES AUTACU C	WAPET THIS LATER ATTENT	
704			THE CANCEL TA	O OPERATION IS BASICALLY	A NOD END
705				S. HOWEVER, IF TIME OUT	
706				L BE ABORTED RATHER THAN	
707			i nimuliani win	P AP URANIER MAINER HOM	being actains
708			: INPUTS:		
709				TIVE I/O PACKET ADDRESS	
710				RRENT TOB ADDRESS	
711				NTROLLER INDEX	
712				8 ADDRESS	
713			,	B ADDRESS	
714			-		
715			*		
716			1		
717 003224 07	26001 000004		MACAN: CMP	I.TCB(RO), R1	CHECK THAT THE CANCEL IS MEANT FOR THIS TASK
718 003230 00	01003		8NE		; IF NE THEN NOT
719 003232 15	52765 000001	000005	8188	#US.ABO, U.STS(R5)	SET THE ABORT FLAG
720 003240			5\$: RETURN		
721			•		
722			+ +		
723			; **-MAPWF- POW	ERFAIL ENTRY POINT	
724			•		
725					OUTSTANDING REQUESTS ARE
726					TY. THIS IS DONE TO AVOID
727			A RACE CONDIT	ION THAT COULD EXIST IN	RESTARTING THE I/C OPERATION.
728			7		
729			; INPUTS:	NTRELIPE THEPS	
730				NTROLLER INDEX	
731				B AODRESS	
732 733				B ADDRESS	
734			; -		
735					
736 003242			MAPWF: .IF OF	944051	
737			BISB		SET THE POWERFAIL FLAG, BUT ONLY IF
738			0100	TCHIOLOGY VIOLOGIC	REQUESTED AT SYSGEN TIME
739			.ENDC		, newverser at disper like
740 003242			RETURN		
741			*		

742 743 744 745 746 747				DEVIC	E TINEOU	IME OUT ENTRY POINT **** T RESULTS IN A FRAME RET	* RY UNLESS THE MAXIMUM NUMBER
748				i ur nc	inia nma	DECR CAUCLUED.	
749				; INPUT	-		
750				9		TERAL CONSTANT IE.ONR	
751 752						R ADDRESS	
753				1		NTROLLER INDEX B ADDRESS	
754				*		B ADDRESS	
755				1-			
756 003244				MAGUT:	MOV	U.SCB(R5), R4 S.ITM(R4), S.CTM(R4)	GET THE SCB ADDRESS
757 003250			000006				
758 003256 759 003262			000000		BIC	S.CSR(R4), R4 #RIE, RCS(R4)	
760 003270							OISABLE TRANSMIT INTERRUPTS
761 003276					BISB	#TR.BSY, TRSTATUS	inguistry interest attraction of
762 003304					MTPS	#0	
763 003310		000001	000005		BITB	#US.ABO, V.STS(R5)	
764 003316 765 003320		000001	000005		BEQ BICB	10\$	IF EN HEN NUT
766 003326					MOA	#US.ABO, U.STS(R5) #IE.ABO&377, R0	TELL THE REQUESTING TASK WHAT HAPPENED
767 003332					MOV	#0. R1	The state of the s
768 003336						LODONE .	
769 003342	000167	175706		10\$:	JMP	SENDFRAME	
770 771				9			
772				1			
773				,	.DSABLE	LSB	
774				*			
775	000004				CMU		

Page E-16

MADRY MACRO M1200 20-JUN-86 15:43 PAGE 3-14 SYMBOL TABLE

AB. MPV=	000001	BUFLEN=	000200	OV.SWL=	001000	FJ.EIS=	000004	1.008	000010
AB.TYP=		8\$\$LV1=		DV.TTY=		F3. NW.=		KDSARO=	
ACX =		8\$\$LV2=		=OMU.VC		FJ.FM=		KOSORO=	
AK.BUF=	000200	= 300KD	140000	D\$\$H11=	000001	F3.7R0=		KINARO=	172340
AK.SBI=	000202	CM.CDS=	000004	0\$\$IAG=	000000	FJ. RLX=	020000	KINAR5=	172352
AK.66F=	000303	CM. CEN=	000003	0\$\$ISK=	000000	FJ.SHF=	040000	KINAR6=	172354
AK.OCB=		CM.ELH=		0\$\$L11=		F3.STM=		KINAR7=	
								KISARO=	
AS.CAA=		CM.EXT=		D\$\$SHF=		F3.TCM=			
AS.DEL=		CM.IND=		D\$\$YNC=		F3.V0S=		KISARS=	
AS.DIS=	000002	CM. INE=	000001	D\$\$YNM=	000000	FJ.WAT=	010000	KISAR6=	172354
AS.FPA=	000001	CH.LKT=	000007	0\$\$711=	000001	F3. 148=	000100	KISAR7=	172356
AS.PFA=		CM.MS6=			000004	F3.11S=	000400	KISDRO=	
AS.RCA=		CM.RMT=		ENDLGF=		65.0EL=		KISDR6=	
AS.REA=			000000R	EOFCMD=		GSSEFN=		KISDR7=	
AS.RRA=	000003	CONT =	000003	ERRCOD	000014R	G\$\$TPP=	000000	K\$\$AST=	000000
A\$\$810=	000000	COUNT	000004R	E\$\$DVC=	000000	5\$\$TTK=	000000	KS\$CNT=	177546
ASSBRT=	000000	CP.OSB=	000010	E\$\$L06=	000000	G\$\$WRD=	000000	K\$\$CSR=	177548
A\$\$CHK=		CP.EXT=		ESSXPR=		6.CNT	000004	K\$\$IEN=	
A\$\$CLI=				FE.CAL=					
		CP.L60=					000006	K\$\$LDC=	
A\$\$CPS=		CP.MS6=		FE.CEX=		6.6RP	000002	K\$\$TPS=	
ASSNSI=	000000	CP.NIO=	00100	FE.DRV=	000010	6.L6TH=	000012	LAB.TA=	000100
A\$\$PRI=	000000	CP.NVL=	000001	FE. DYM=	010000	6.LNK	000000	LD\$CD =	000000
A\$\$TRP=	000000	CP.PRV=		FE.EXP=	000200	G.STAT		L0\$00 =	
	000012	CP.RST=		FE.EXT=		HF.CIS=		LDSMA =	
	000000	CP.SGL=		FE.EXV=		HF.EIS=		LD\$MS =	
	000006	CRCFIN=		FE.FDT=		HF.FPP=		LUSHT =	
A.BYT	000004	CRCINI=	177777	FE.LSI=	000400	HF.VBM=	100000	LOSTT =	000000
A. CALL	000022	C\$\$CKP=	000004	FE.MUP=	000002	H\$\$RTZ=	000062	LGFCN	000506R
A.CBL	000002	C\$\$INT=		FE.MXT=			****** 6%	LS\$ASG=	
	000012	C\$\$ONS=		FE.NLG=			****** 6%	L\$\$DRV=	
	000002	C\$\$ORE=		FE.OFF=			***** 3%	L\$\$LDR=	
	000002	C\$\$RSH=		FE.PKT=			***** 6%	L\$\$50H=	
A.DISC	000014	C\$\$SHT=	000000	FE.PLA=	000020	IODONE	001010R	MACAN	003224R
A.DQSR	177776	C\$\$TTY=	177564	FE. X25=	004000	10.EOF=	***** 6)	MAINI	000566R
A. IBUF	000012	C.PCPL		FNUMIN			****** 5%	TUDAK	003244R
	000014		000010		000035R		***** 6%	MAPNE	003242R
A.IMAP									
		C.PNAM		F\$\$LPP=			***** 5%	MPAR =	
	000006		000012	F\$\$LVL=			***** 6%	MPCSR =	
	000024		000006	F2.ACN=	000020	10.SMO=	***** 3%	#\$\$CR8=	000124
A.KSR5	177774	C.PTCB	000000	F2.AHR=	010000	IC.SPB=	****** 5%	MSSCRX=	000000
A.LEN1=	000014	DIAG	001016R	F2.DAS=	000001	In SPF=	***** 6%	M\$\$EIS=	000000
A.LEN2=			001022R	F2.DPR=			****** 6%	MSSFCS=	
	000010								
			000020	F2.EVT=			***** 6X	#\$\$#GE=	
	000004	DV.CCL=		F2.66F=			***** 6X	HSSHUP=	
A.NPR	000010	DV.COM=	020000	F2.IRR=	001000	ISSRAR=	000000	M\$\$OVR=	000000
A.NUM	000004	DV.DIR=	000010	F2.LIB=	000002	ISSRON=	000000	M.BFVH	000011
A.DUTP	000010	=TX3.VQ		F2.MP =		I.AST	000022	M.BFVL	000012
	000004	DV.F11=		F2.POL=		I.ATTL=		M.LGTH=	
	000012	DV.ISP=							
				F2.RAS=		I.EFN	000003	M.LNK	000000
	000020	DV.MBC=		F2.RBN=			000012	H.UMRA	000002
	000016	OV. MNT=		F2.SDW=		I.IOSB	000014	H. UMRN	000004
	000000	DV. MSD=	000100	F2.STP=	100000	I.LGTH=	000044	H.UNVH	000010
A.RES	000030	OV.OSP=		F2.SWP=		I.LNK	000000	M.UMVL	900009
	000020	OV.PSE=		F2.WND=			000006		000025
	000022	OV.REC=							
				F3.AST=		1.281	000002	NEXTER	0011168
	000016	DV.SDI=		F3.CLI=			000024	NO.RET=	
A.STA	000013	DV.5QD=	900040	FJ.CRA=	900001	I.TCB	000004	NUMBAT=	000100

Appendix E

MADRY MACRO M1200 20-JUN-86 15:43 PAGE 3-15 SYMBOL TABLE

PC.ALF= 000004 R\$\$EXV= 000000 \$1.1BF= 100000 PC.ALM= 001000 R\$\$LKL= 000001 \$1.1BY= 000200 PC.HIH= 000001 R\$\$L11= 000001 \$1.0BF= 040000 PC.LOW= 000002 R\$\$NDC= 000012 \$1.0BY= 000100 PC.NRM= 000400 R\$\$NDH= 000144 \$1.RAL= 000010 PC.XIT= 000200 R\$\$NDL= 000000 \$1.RST= 000001 PF.ALL= 177777 R\$\$SND= 000000 \$1.RUB= 000002 PF.INS= 000040 R\$\$TPR= 031462 \$1.USI= 020000 PF.LD6= 000100 R\$\$11M= 000000 \$2.ACR= 000001 PF.REQ= 000200 SECCMD= 000011 \$2.BRQ= 000020 PIRO = 177772 SENDFR 001254R \$2.CR = 000010 PRO = 000000 SISDRO= 172200 \$2.FDX= 100000 PRO = 000000 SMOCMD= 000012 \$2.FDX= 100000 PR1 = 000040 SPARE = 000010 \$2.HFL= 040000 PR4 = 000200 SPBCMD= 000006 \$2.HFL= 003400 PR5 = 000240 SPFCMD= 000001 \$2.HFL= 000000 PR6 = 000300 SP.EIP= 000001 \$2.RQ= 000100 PR7 = 000340 SP.ENB= 000002 \$2.RQ= 000100 PS = 177776 SP.LOG= 000004 \$2.YFL= 00400	TINDEX 000006R TLEN 000002R TPS = 177564 TRDY = 000200 TRSTAT 000033R TR.ACR= 000100 TR.BSY= 000040 TR.DAT= 000002 TR.DIN= 000200 TR.END= 000004 TR.ERR= 000010 TR.STR= 000020 TR.STR= 000021 TSTATE 000022R TSTTBL 000464R TTCHAR 000041R TXCRC 001774R	UA.COM= 000200 UA.ECH= 000004 UA.PRO= 000002 UA.PUT= 000040 UA.SPE= 000020 UA.TYP= 000010 UBMPR = 170200 UC.ALG= 000200 UC.ATT= 000010 UC.KIL= 000004 UC.LSH= 000003 UC.NPR= 000100 UC.PWF= 000020
N\$\$MDV= 000041	TPS = 177564 TRDY = 000200 TRSTAT 000033R TR.ACR= 000100 TR.BSY= 000040 TR.DAT= 000002 TR.DIN= 0000004 TR.END= 000004 TR.ERR= 000010 TR.GP = 000020 TR.STR= 000021 TSTATE 000044R TTCHAR 000041R	UA.PRO= 000002 UA.PUT= 000040 UA.SPE= 000020 UA,TRA= 001000 UA.TYP= 000010 UBMPR = 170200 UC.ALG= 000200 UC.ATT= 000010 UC.KIL= 000004 UC.LSH= 000003 UC.NPR= 000100
NSSUMR	TPS = 177564 TRDY = 000200 TRSTAT 000033R TR.ACR= 000100 TR.BSY= 000040 TR.DAT= 000002 TR.DIN= 0000004 TR.END= 000004 TR.ERR= 000010 TR.GP = 000020 TR.STR= 000021 TSTATE 000044R TTCHAR 000041R	UA.PRO= 000002 UA.PUT= 000040 UA.SPE= 000020 UA,TRA= 001000 UA.TYP= 000010 UBMPR = 170200 UC.ALG= 000200 UC.ATT= 000010 UC.KIL= 000004 UC.LSH= 000003 UC.NPR= 000100
OPCODE 000032R RFNUM 000044R S.STS 000011 0.AST 000006 RIE = 000100 S.VCT 000005 0.EFN 000010 RINDEX 000010R S1.BEL= 000400 0.LK 000034 RSTATE 000020R S1.CTS= 010000 0.LNK 000000 RSTTBL 000446R S1.DEC= 002000 0.HCRL 000002 RTCHAR 00037R S1.DPR= 001000 0.PTC3 000004 RNDCMD= 000004 S1.DSI= 004000 0.STAT 000014 RNUCMD= 000005 S1.ESC= 000004 PC.ALF= 000004 R\$\$EXY= 000000 S1.IBF= 100000 PC.ALF= 000001 R\$\$\$LI= 000001 S1.IBF= 000000 PC.ALF= 000001 R\$\$\$NDH= 000012 S1.DSF= 040000 PC.HIH= 000002 R\$\$\$NDH= 000144 S1.RBF= 000100 PC.NRH= 000001	TRDY = 000200 TRSTAT 000033R TR.ACR= 000100 TR.BSY= 000040 TR.DAT= 000002 TR.DIN= 000200 TR.END= 000004 TR.ERR= 000010 TR.GP = 000020 TR.STR= 000021 TSTATE 000044R TTCHAR 000041R	UA.PUT= 000040 UA.SPE= 000020 UA.TRA= 001000 UA.TYP= 000010 UBMPR = 170200 UC.ALG= 000200 UC.ATT= 000010 UC.KIL= 000004 UC.LSH= 000003 UC.NPR= 000100
O.AST 000006	TRSTAT 000033R TR.ACR= 000100 TR.BSY= 000040 TR.DAT= 000002 TR.DIN= 000200 TR.END= 000004 TR.ERR= 000010 TR.GP = 000020 TR.STR= 000021 TSTATE 000044R TTCHAR 000041R	UA.SPE= 000020 UA.TRA= 001000 UA.TYP= 000010 UBMPR = 170200 UC.ALG= 000200 UC.ATT= 000010 UC.KIL= 000004 UC.LSH= 000003 UC.NPR= 000100
Q.EFN 000010 RINDEX 000010R S1.BEL= 000400 Q.ESB 000012 RLBCMD= 000001 S1.CTO= 000040 Q.LGTH= 000034 RSTATE 000020R S1.CTS= 010000 Q.LNK 000000 RSTTBL 000446R S1.DEC= 002000 Q.PTC3 000004 RWDCMD= 000004 S1.DSI= 004000 Q.PTC3 000004 RWDCMD= 000005 S1.ESC= 000004 Q.STAT 000014 RWUCMD= 000005 S1.ESC= 000004 PC.ALF= 000004 R\$\$EXV= 000000 S1.IBF= 100000 PC.ALF= 000001 R\$\$LKL= 000001 S1.IBF= 000000 PC.HH= 000001 R\$\$LH= 000010 S1.BBF= 040000 PC.NRM= 000002 R\$\$NDL= 00012 S1.RBE= 000010 PC.ALF= 000010 R\$\$NDL= 00012 S1.RBE= 000001 PF.ALE= 177777	TR.ACR= 000100 TR.BSY= 000040 TR.DAT= 000002 TR.DIN= 000200 TR.END= 000004 TR.ERR= 000010 TR.OP = 000020 TR.STR= 000021 TSTATE 000044R TTCHAR 000041R	UA.TRA= 001000 UA.TYP= 000010 UBMPR = 170200 UC.AL6= 000200 UC.ATT= 000010 UC.KIL= 000004 UC.L5H= 000003 UC.NPR= 000100
0.ESB 000012 RLBCMD= 000001 S1.CTO= 000040 0.LGTH= 000034 RSTATE 000020R S1.CTS= 010000 0.LNK 000000 RSTTBL 000446R S1.DEC= 002000 0.PTCS 000004 RNDCMD= 000004 S1.DST= 004000 0.PTCS 000004 RNDCMD= 000005 S1.ESC= 000004 PC.ALF= 000004 RSYEXY= 000000 S1.IBF= 100000 PC.ALF= 000004 RSYEXY= 000000 S1.IBF= 000000 PC.ALF= 000001 RSYEXY= 000001 S1.IBF= 000000 PC.ALF= 000001 RSYEXY= 000001 S1.IBF= 000000 PC.ALF= 000002 RSYNDC= 000012 S1.DBY= 000100 PC.NRH= 000010 RSYNDC= 000012 S1.RNE= 000010 PC.ALF= 00010 RSYNDC= 000012 S1.RNE= 000001 PF.INS= 00010	TR.8SY= 000040 TR.DAT= 000002 TR.DIN= 000200 TR.END= 000004 TR.ERR= 000010 TR.STR= 000020 TR.STR= 000022R TSTTBL 000464R TTCHAR 000041R	UA.TYP= 000010 UBMPR = 170200 UC.ALG= 000200 UC.ATT= 000010 UC.KIL= 000004 UC.LSH= 000003 UC.NPR= 000100
0.ESB 000012 RLBCMD= 000001 S1.CTO= 000040 0.LGTH= 000034 RSTATE 000020R S1.CTS= 010000 0.LNK 000000 RSTTBL 000446R S1.DEC= 002000 0.PTCS 000004 RNDCMD= 000004 S1.DST= 004000 0.PTCS 000004 RNDCMD= 000005 S1.ESC= 000004 PC.ALF= 000004 RSYEXY= 000000 S1.IBF= 100000 PC.ALF= 000004 RSYEXY= 000000 S1.IBF= 000000 PC.ALF= 000001 RSYEXY= 000001 S1.IBF= 000000 PC.ALF= 000001 RSYEXY= 000001 S1.IBF= 000000 PC.ALF= 000002 RSYNDC= 000012 S1.DBY= 000100 PC.NRH= 000010 RSYNDC= 000012 S1.RNE= 000010 PC.ALF= 00010 RSYNDC= 000012 S1.RNE= 000001 PF.INS= 00010	TR.8SY= 000040 TR.DAT= 000002 TR.DIN= 000200 TR.END= 000004 TR.ERR= 000010 TR.STR= 000020 TR.STR= 000022R TSTTBL 000464R TTCHAR 000041R	UA.TYP= 000010 UBMPR = 170200 UC.ALG= 000200 UC.ATT= 000010 UC.KIL= 000004 UC.LSH= 000003 UC.NPR= 000100
0.L6TH= 000034 RSTATE 000020R \$1.CTS= 010000 0.LNK 000000 RSTTBL 000446R \$1.DEC= 002000 0.MCRL 000002 RTCHAR 000037R \$1.DPR= 001000 0.PTC3 000004 RWDCMD= 000004 \$1.0SI= 004000 0.STAT 000014 RWUCMD= 000005 \$1.ESC= 000004 PC.ALF= 0000004 R\$\$EXV= 000000 \$1.IBF= 100000 PC.ALF= 001000 R\$\$LL= 000001 \$1.IBF= 000206 PC.ALH= 001000 R\$\$LL= 00001 \$1.IBF= 000000 PC.ALH= 000002 R\$\$NDC= 000012 \$1.DBF= 040000 PC.NRM= 000400 R\$\$NDH= 000144 \$1.RAL= 000010 PC.XIT= 000200 R\$\$NDL= 000012 \$1.RNE= 000020 PF.ALL= 177777 R\$\$SND= 000000 \$1.RUB= 000002 PF.INS= 000040 R\$\$11M= 000000 \$2.ACR= 000001 PF.L06= 000100 R\$\$11M= 000000 \$2.ACR= 000001 PF.REQ= 000200 SECMD= 000011 \$2.BRQ= 000020 PIRQ = 177772 SENDFR 001254R \$2.CR = 000010 PRODE = 030000 SPBCMD= 000004 \$2.FFF= 020000 PR1 = 000040 SPARE = 000010 \$2.HFT= 000000<	TR.DAT= 000002 TR.DIN= 000200 TR.END= 000004 TR.ERR= 000010 TR.STR= 000020 TR.STR= 000022R TSTTBL 000464R TTCHAR 000041R	UBMPR = 170200 UC.ALG= 000200 UC.ATT= 000010 UC.KIL= 000004 UC.LSH= 000003 UC.NPR= 000100
0.LNK 000000 RSTTBL 000446R \$1.DEC= 002000 0.NCRL 000002 RTCHAR 000037R \$1.DPR= 001000 0.PTC3 000004 RWDCMD= 000004 \$1.DSI= 004000 0.STAT 000014 RWUCMD= 000005 \$1.ESC= 000004 PC.ALF= 000004 R\$\$EXV= 000000 \$1.IBF= 100000 PC.ALF= 001000 R\$\$LKL= 000001 \$1.IBY= 000206 PC.NRH= 000002 R\$\$LKL= 000001 \$1.DBY= 000100 PC.NRH= 000400 R\$\$LKL= 000012 \$1.DBY= 000100 PC.NRH= 000400 R\$\$NDH= 00012 \$1.RBL= 000010 PC.NRH= 000200 R\$\$NDH= 000000 \$1.RBL= 000001 PC.ALF= 000200 R\$\$NDH= 000000 \$1.RBL= 000001 PF.ALL= 177777 R\$\$SND= 000000 \$1.RBL= 000000 PF.LBG= 000100	TR.DIN= 000200 TR.END= 000004 TR.ERR= 000010 TR.OP = 000020 TR.STR= 000001 TSTATE 000022R TSTTBL 000464R TTCHAR 000041R	UC.ALG= 000200 UC.ATT= 000010 UC.KIL= 000004 UC.L5H= 000003 UC.NPR= 000100
O.MCRL 000002	TR.END= 000004 TR.ERR= 000010 TR.OP = 000020 TR.STR= 000001 TSTATE 000022R TSTTBL 000464R TTCHAR 000041R	UC.ATT= 000010 UC.KIL= 000004 UC.L5H= 000003 UC.NPR= 000100
O.PTCS 000004 RWDCMD= 000004 S1.DSI= 004000 O.STAT 000014 RWUCMD= 000005 S1.ESC= 000004 PC.ALF= 000004 R\$\$EXV= 000000 S1.BF= 100000 PC.ALM= 001000 R\$\$LKL= 000001 S1.BF= 040000 PC.HIH= 000001 R\$\$L11= 000001 S1.DBF= 040000 PC.HIH= 000002 R\$\$NDC= 000012 S1.DBY= 000100 PC.NRM= 000400 R\$\$NDH= 000144 S1.RAL= 000010 PC.XAF= 000010 R\$\$NDL= 000012 S1.RNE= 000020 PC.XIT= 000200 R\$\$NDL= 000000 S1.RST= 000001 PF.ALL= 177777 R\$\$SND= 000000 S1.RUB= 000002 PF.INS= 000040 R\$\$11M= 000000 S1.RUB= 000002 PF.REQ= 000100 R\$\$11M= 000000 S2.ACR= 000001 PF.REQ= 000200 SECCMD= 000011 S2.BRQ= 000020 PIRQ = 177772 SENDFR 001254R S2.CR = 000010 PRO = 000000 SISDRO= 172200 S2.FDX= 100000 PRO = 000000 SMOCMD= 000012 S2.FFF= 040000 PR1 = 000200 SPBCMD= 000012 S2.FFF= 040000 PR4 = 000200 SPBCMD= 000007 S2.HFT= 003400 PR5 = 000240 SPFCMD= 000007 S2.HFT= 010000 PR6 = 000300 SP.EIP= 000001 S2.RRQ= 000100 PR7 = 000340 SP.EIP= 000001 P\$\$ERRQ= 000000 SP.EIP= 000001 S2.RRQ= 000100 PR7 = 000340 SP.EIP= 000001 S2.RRQ= 000100 PS = 177776 SP.LQQ= 000004 P\$\$ERRQ= 000000	TR.ERR= 000010 TR.OP = 000020 TR.STR= 000001 TSTATE 000022R TSTTBL 000464R TTCHAR 000041R	UC.KIL= 000004 UC.L5H= 000003 UC.NPR= 000100
O.PTCS 000004 RWDCMD= 000004 S1.DSI= 004000 O.STAT 000014 RWUCMD= 000005 S1.ESC= 000004 PC.ALF= 000004 R\$\$EXV= 000000 S1.BF= 100000 PC.ALM= 001000 R\$\$LKL= 000001 S1.BF= 040000 PC.ALM= 000001 R\$\$L11= 000001 S1.DSF= 040000 PC.LOW= 000002 R\$\$NDC= 000012 S1.DBY= 000100 PC.NRM= 000400 R\$\$NDH= 000144 S1.RAL= 000010 PC.XAF= 000010 R\$\$NDL= 000012 S1.RNE= 000020 PC.XIT= 000200 R\$\$NDL= 000000 S1.RST= 000001 PF.ALL= 177777 R\$\$SND= 000000 S1.RUB= 000002 PF.INS= 000040 R\$\$11M= 000000 S1.RUB= 000002 PF.REQ= 000100 R\$\$11M= 000000 S2.ACR= 000001 PF.REQ= 000200 SECCHD= 000011 S2.BRQ= 000020 PIRQ = 177772 SENDFR 001254R S2.CR = 000010 PRO = 000000 SISDRO= 172200 S2.FDX= 100000 PRO = 000000 SMOCMD= 000012 S2.FFF= 040000 PR1 = 000200 SPBCMD= 000012 S2.FFF= 040000 PR4 = 000200 SPBCMD= 000007 S2.HFT= 003400 PR5 = 000240 SPFCMD= 000007 S2.HFT= 010000 PR6 = 000300 SP.EIP= 000001 S2.RRQ= 000100 PR7 = 000340 SP.EIP= 000001 P\$\$ERRQ= 0000040 SP.EIP= 000004 S2.RRQ= 000100 PS = 177776 SP.LOG= 000004 S2.SRQ= 000040 P\$\$ERRQ= 000063 SRO = 177572 S2.VFL= 004000	TR.OP = 000020 TR.STR= 000001 TSTATE 000022R TSTTBL 000464R TTCHAR 000041R	UC.LSH= 000003 UC.NPR= 000100
O.STAT 000014 RWUCMD= 000005 S1.ESC= 000004 PC.ALF= 000004 R\$\$EXV= 000000 S1.IBF= 100000 PC.ALM= 001000 R\$\$LKL= 000001 S1.IBY= 000200 PC.HIH= 000001 R\$\$L1= 000001 S1.OBF= 040000 PC.OW= 000002 R\$\$NDC= 000012 S1.OBY= 000100 PC.NRM= 000400 R\$\$NDH= 000144 S1.RAL= 000010 PC.XAF= 000010 R\$\$NDL= 000012 S1.RNE= 000020 PC.XIT= 000200 R\$\$POI= 000000 S1.RST= 000001 PF.ALL= 177777 R\$\$SND= 000000 S1.RUB= 000002 PF.INS= 000040 R\$\$TPR= 031462 S1.USI= 020000 PF.LBG= 000100 R\$\$11M= 000000 S2.ACR= 000001 PF.REQ= 000200 SECCMD= 000011 S2.BRQ= 000020 PIRQ = 177772 SENDFR 001254R S2.CR = 000010 PRO = 000000 SISDRO= 172200 S2.FDX= 100000 PRO = 000000 SPBCMD= 000012 S2.FFF= 040000 PR1 = 000040 SPARE = 000010 S2.HFF= 020000 PR4 = 000200 SPBCMD= 000005 S2.HFL= 003400 PR5 = 000240 SPFCMD= 000007 S2.HHT= 010000 PR6 = 000300 SP.EIP= 000001 S2.IRQ= 000100 PR7 = 000340 SP.ENB= 000002 S2.URQ= 000100 PS = 177776 SP.LOG= 000004 S2.SRQ= 000040 P\$\$BPR= 000063 SR0 = 177572 S2.VFL= 004000	TR.OP = 000020 TR.STR= 000001 TSTATE 000022R TSTTBL 000464R TTCHAR 000041R	UC.LSH= 000003 UC.NPR= 000100
PC.ALF= 000004 R\$\$EXV= 000000 \$1.1BF= 100000 PC.ALM= 001000 R\$\$LKL= 000001 \$1.1BY= 000200 PC.HIH= 000001 R\$\$L11= 000001 \$1.0BF= 040000 PC.LOW= 000002 R\$\$NDC= 000012 \$1.0BY= 000100 PC.NRM= 000400 R\$\$NDH= 000144 \$1.RAL= 000010 PC.XIT= 000200 R\$\$NDL= 000000 \$1.RST= 000001 PF.ALL= 177777 R\$\$SND= 000000 \$1.RUB= 000002 PF.INS= 000040 R\$\$TPR= 031462 \$1.USI= 020000 PF.LD6= 000100 R\$\$11M= 000000 \$2.ACR= 000001 PF.REQ= 000200 SECCMD= 000011 \$2.BRQ= 000020 PIRO = 177772 SENDFR 001254R \$2.CR = 000010 PRO = 000000 SISDRO= 172200 \$2.FDX= 100000 PRO = 000000 SMOCMD= 000012 \$2.FDX= 100000 PR1 = 000040 SPARE = 000010 \$2.HFL= 040000 PR4 = 000200 SPBCMD= 000006 \$2.HFL= 003400 PR5 = 000240 SPFCMD= 000001 \$2.HFL= 000000 PR6 = 000300 SP.EIP= 000001 \$2.RQ= 000100 PR7 = 000340 SP.ENB= 000002 \$2.RQ= 000100 PS = 177776 SP.LOG= 000004 \$2.YFL= 00400	TR.STR= 000001 TSTATE 000022R TSTTBL 000464R TTCHAR 000041R	UC.NPR= 000100
PC.ALM= 001000 R\$\$LKL= 000001 S1.BY= 000200 PC.HIH= 000001 R\$\$LXI= 000001 S1.DBF= 040000 PC.LDW= 000002 R\$\$NDC= 000012 S1.DBY= 000100 PC.NRN= 000400 R\$\$NDH= 000144 S1.RAL= 000010 PC.XAF= 000010 R\$\$NDL= 000012 S1.RNE= 000020 PC.XIT= 000200 R\$\$POI= 000000 S1.RST= 000001 PF.ALL= 177777 R\$\$SND= 000000 S1.RUB= 000002 PF.INS= 000040 R\$\$TPR= 031462 S1.USI= 020000 PF.LDG= 000100 R\$\$11M= 000000 S2.ACR= 000001 PF.REQ= 000200 SECCMD= 000011 S2.BRQ= 000020 PIRQ = 177772 SENDFR 001254R S2.CR = 000010 PMODE = 030000 SISDRO= 172200 S2.FDX= 100000 PRO = 000000 SMOCMD= 000012 S2.FLF= 040000 PR1 = 000040 SPARE = 000010 S2.HFF= 020000 PR4 = 000200 SPBCMD= 000006 S2.HFL= 003400 PR5 = 000240 SPFCMD= 000007 S2.HHT= 010000 PR6 = 000340 SP.EIP= 000001 S2.IRQ= 000100 PR7 = 000340 SP.EIP= 000001 S2.RQ= 000100 PS = 177776 SP.LDG= 000004 S2.SRQ= 000040 P\$\$BPR= 000063 SR0 = 177572 S2.YFL= 004000	TSTATE 000022R TSTTBL 000464R TTCHAR 000041R	
PC.HIH= 000001	TSTTBL 000464R TTCHAR 000041R	H. Ant - Hann, M.
PC.LGW= 000002 R\$\$NDC= 000012 S1.0BY= 000100 PC.NRM= 000400 R\$\$NDH= 000144 S1.RAL= 000010 PC.XAF= 000010 R\$\$NDL= 000012 S1.RNE= 000020 PC.XIT= 000200 R\$\$POI= 000000 S1.RST= 000001 PF.ALL= 177777 R\$\$SND= 000000 S1.RUB= 000002 PF.INS= 000040 R\$\$TPR= 031462 S1.USI= 020000 PF.LBG= 000100 R\$\$11M= 000000 S2.ACR= 000001 PF.REQ= 000200 SECCMD= 000011 S2.BRQ= 000020 PIRQ = 177772 SENDFR 001254R S2.CR = 000010 PMODE = 030000 SISDRO= 172200 S2.FDX= 100000 PRO = 000000 SMOCMD= 000012 S2.FLF= 040000 PR1 = 000040 SPARE = 000010 S2.HFF= 020000 PR4 = 000200 SPBCMD= 000006 S2.HFL= 003400 PR5 = 000240 SPFCMD= 000007 S2.HFT= 010000 PR6 = 000300 SP.EIP= 000001 S2.IRQ= 000200 PR7 = 000340 SP.EIP= 000001 S2.IRQ= 000100 PS = 177776 SP.LDG= 000004 S2.SRQ= 000040 P\$\$P\$PR= 000063 SRO = 177572 S2.VFL= 004000	TTCHAR 000041R	AP1.LML- AAAAA
PC.LOW= 000002 R\$\$NDC= 000012 S1.0BY= 000100 PC.NRM= 000400 R\$\$NDH= 000144 S1.RAL= 000010 PC.XAF= 000010 R\$\$NDL= 000012 S1.RNE= 000020 PC.XIT= 000200 R\$\$POI= 000000 S1.RST= 000001 PF.ALL= 177777 R\$\$SND= 000000 S1.RUB= 000002 PF.INS= 000040 R\$\$TPR= 031462 S1.USI= 020000 PF.LBG= 000100 R\$\$11M= 000000 S2.ACR= 000001 PF.REQ= 000200 SECCMD= 000011 S2.BRQ= 000020 PIRQ = 177772 SENDFR 001254R S2.CR = 000010 PMODE = 030000 SISDRO= 172200 S2.FDX= 100000 PRO = 000000 SMOCMD= 000012 S2.FLF= 040000 PR1 = 000040 SPARE = 000010 S2.HFF= 020000 PR4 = 000200 SPBCMD= 000006 S2.HFL= 003400 PR5 = 000240 SPFCMD= 000007 S2.HFT= 010000 PR6 = 000300 SP.EIP= 000001 S2.IRQ= 000200 PR7 = 000340 SP.EIP= 000001 S2.IRQ= 000100 PS = 177776 SP.LOG= 000004 S2.SRQ= 000040 P\$\$P\$PR= 000063 SRO = 177572 S2.VFL= 004000		UC.QUE= 000040
PC.NRM= 000400 R\$\$NDH= 000144 \$1.RAL= 000010 PC.XAF= 000010 R\$\$NDL= 000012 \$1.RNE= 000020 PC.XIT= 000200 R\$\$POI= 000000 \$1.RST= 000001 PF.ALL= 177777 R\$\$SND= 000000 \$1.RUB= 000002 PF.INS= 000040 R\$\$TPR= 031462 \$1.USI= 020000 PF.LBG= 000100 R\$\$TPR= 031462 \$1.USI= 020000 PF.LBG= 000100 R\$\$TPR= 031462 \$1.USI= 020000 PF.LBG= 000100 R\$\$TPR= 031462 \$1.USI= 020000 PF.LBG= 000200 SECCMD= 000011 \$2.BRG= 000020 PIRG= 177772 SENDFR 001254R \$2.CR = 000010 PRODE 030000 SISDRO= 172200 \$2.FDX= 100000 PR1 = 000000 SPARE = 000010 \$2.HFE= 040000 PR4 = 000200		UDSAR0= 177660
PC.XAF= 000010 R\$\$NDL= 000012 S1.RNE= 000020 PC.XIT= 000200 R\$\$POI= 000000 S1.RST= 000001 PF.ALL= 177777 R\$\$SND= 000000 S1.RUB= 000002 PF.INS= 000040 R\$\$TPR= 031462 S1.USI= 020000 PF.LD6= 000100 R\$\$11M= 000000 S2.ACR= 000001 PF.REQ= 000200 SECCMD= 000011 S2.BRQ= 000020 PIRQ = 177772 SENDFR 001254R S2.CR = 000010 PMODE = 030000 SISDRO= 172200 S2.FDX= 100000 PRO = 000000 SMOCMD= 000012 S2.FLF= 040000 PR1 = 000040 SPARE = 000010 S2.HFF= 020000 PR4 = 000200 SPBCMD= 000006 S2.HFL= 003400 PR5 = 000240 SPFCMD= 000007 S2.HHT= 010000 PR6 = 000300 SP.EIP= 000001 S2.IRQ= 000100 PR7 = 000340 SP.ENB= 000002 S2.DRQ= 000100 PS = 177776 SP.LDG= 000004 S2.SRQ= 000040 P\$\$BPR= 000063 SR0 = 177572 S2.YFL= 004000	IALAY VVIIITA	UDSDR0= 177620
PC.XIT= 000200 R\$\$PDI= 000000 \$1.RST= 000001 PF.ALL= 177777 R\$\$SND= 000000 \$1.RUB= 000002 PF.INS= 000040 R\$\$TPR= 031462 \$1.USI= 020000 PF.LDG= 000100 R\$\$11M= 000000 \$2.ACR= 000001 PF.REQ= 000200 SECCMD= 000011 \$2.BRQ= 000020 PIRQ = 177772 SENDFR 001254R \$2.CR = 000010 PMODE = 030000 SISDRO= 172200 \$2.FDX= 100000 PRO = 000000 SMOCMD= 000012 \$2.FLF= 040000 PR1 = 000040 SPARE = 000010 \$2.HFF= 020000 PR4 = 000200 SPBCMD= 000005 \$2.HFL= 003400 PR5 = 000240 SPFCMD= 000007 \$2.HHT= 010000 PR6 = 000300 SP.EIP= 000001 \$2.IRQ= 000100 PR7 = 000340 SP.ENB= 000002 \$2.DRQ= 000100 PS = 177776 SP.LDG= 000004 \$2.SRQ= 000040 P\$\$BPR= 000063 \$R0 = 177572 \$2.YFL= 004000	TYARMI AAATEAR	
PF.ALL= 177777 R\$\$SND= 000000 S1.RUB= 000002 PF.INS= 000040 R\$\$TPR= 031462 S1.USI= 020000 PF.LDG= 000100 R\$\$11M= 000000 S2.ACR= 000001 PF.REQ= 000200 SECCMD= 000011 S2.BRQ= 000020 PIRQ = 177772 SENDFR 001254R S2.CR = 000010 PMODE = 030000 SISDRO= 172200 S2.FDX= 100000 PRO = 000000 SMOCMD= 000012 S2.FLF= 040000 PR1 = 000040 SPARE = 000010 S2.HFF= 020000 PR4 = 000200 SPBCMD= 000006 S2.HFL= 003400 PR5 = 000240 SPFCMD= 000007 S2.HHT= 010000 PR6 = 000300 SP.EIP= 000001 S2.IRQ= 000200 PR7 = 000340 SP.ENB= 000002 S2.DRQ= 000100 PS = 177776 SP.LDG= 000004 S2.SRQ= 000040 P\$\$BPR= 000063 SRO = 177572 S2.VFL= 004000	TXCRCL 001752R	UD.UNS= 000000
PF.INS= 000040 R\$\$TPR= 031462 \$1.USI= 020000 PF.LD6= 000100 R\$\$11M= 000000 \$2.ACR= 000001 PF.REQ= 000200 SECCMD= 000011 \$2.BRQ= 000020 PIRQ = 177772 SENDFR 001254R \$2.CR = 000010 PMODE = 030000 SISDRO= 172200 \$2.FDX= 100000 PRO = 000000 SMDCMD= 000012 \$2.FLF= 040000 PR1 = 000040 SPARE = 000010 \$2.HFF= 020000 PR4 = 000200 SPBCMD= 000006 \$2.HFL= 003400 PR5 = 000240 SPFCMD= 000007 \$2.HHT= 010000 PR6 = 000300 SP.EIP= 000001 \$2.IRQ= 000200 PR7 = 000340 SP.ENB= 000002 \$2.DRQ= 000100 PS = 177776 SP.LOG= 000004 \$2.SRQ= 000040 P\$\$8PR= 000063 \$R0 = 177572 \$2.VFL= 004000	TXDATA 001546R	UD.160= 000004
PF.INS= 000040 R\$\$TPR= 031462 \$1.USI= 020000 PF.LD6= 000100 R\$\$11M= 000000 \$2.ACR= 000001 PF.REQ= 000200 SECCMD= 000011 \$2.BRQ= 000020 PIRQ = 177772 SENDFR 001254R \$2.CR = 000010 PMODE = 030000 SISDRO= 172200 \$2.FDX= 100000 PRO = 000000 SMDCMD= 000012 \$2.FLF= 040000 PR1 = 000040 SPARE = 000010 \$2.HFF= 020000 PR4 = 000200 SPBCMD= 000006 \$2.HFL= 003400 PR5 = 000240 SPFCMD= 000007 \$2.HHT= 010000 PR6 = 000300 SP.EIP= 000001 \$2.IRQ= 000200 PR7 = 000340 SP.ENB= 000002 \$2.DRQ= 000100 PS = 177776 SP.LOG= 000004 \$2.SRQ= 000040 P\$\$8PR= 000063 \$R0 = 177572 \$2.VFL= 004000	TXDDLE 001722R	UD.200= 000001
PF.LDG= 000100 R\$\$11M= 000000 S2.ACR= 000001 PF.REQ= 000200 SECCMD= 000011 S2.BRQ= 000020 PIRQ = 177772 SENDFR 001254R S2.CR = 000010 PMODE = 030000 SISDRO= 172200 S2.FDX= 100000 PRO = 000000 SMDCMD= 000012 S2.FLF= 040000 PR1 = 000040 SPARE = 000010 S2.HFF= 020000 PR4 = 000200 SPBCMD= 000006 S2.HFL= 003400 PR5 = 000240 SPFCMD= 000007 S2.HHT= 010000 PR6 = 000300 SP.EIP= 000001 S2.IRQ= 000200 PR7 = 000340 SP.ENB= 000002 S2.DRQ= 000100 PS = 177776 SP.LOG= 000004 S2.SRQ= 000040 P\$\$PRP= 000063 SRO = 177572 S2.VFL= 004000	TXDLE 001472R	UD.556= 000002
PF.REQ= 000200 SECCMD= 000011 S2.8RQ= 000020 PIRQ = 177772 SENDFR 001254R S2.CR = 000010 PMODE = 030000 SISDR0= 172200 S2.FDX= 100000 PRO = 000000 SMDCMD= 000012 S2.FLF= 040000 PR1 = 000040 SPARE = 000010 S2.HFF= 020000 PR4 = 000200 SPBCMD= 000006 S2.HFL= 003400 PR5 = 000240 SPFCMD= 000007 S2.HHT= 010000 PR6 = 000300 SP.EIP= 000001 S2.IRQ= 000200 PR7 = 000340 SP.ENB= 000002 S2.DRQ= 000100 PS = 177776 SP.LOG= 000004 S2.SRQ= 000040 P\$\$BPR= 000063 SRO = 177572 S2.YFL= 004000		UD.625= 000005
PIRQ = 177772 SENDFR 001254R S2.CR = 000010 PMODE = 030000 SISDRO= 172200 S2.FDX= 100000 PRO = 000000 SMOCMD= 000012 S2.FLF= 040000 PR1 = 000040 SPARE = 000010 S2.HFF= 020000 PR4 = 000200 SPBCMD= 000006 S2.HFL= 003400 PR5 = 000240 SPFCMD= 000007 S2.HHT= 010000 PR6 = 000300 SP.EIP= 000001 S2.IRQ= 000200 PR7 = 000340 SP.EIP= 000002 S2.DRQ= 000100 PS = 177776 SP.LDG= 000004 S2.SRQ= 000040 P\$\$BPR= 000063 SRO = 177572 S2.YFL= 004000	TXFCHA 001500R	
PMODE = 030000	TXFNUM 001524R	UD.800= 000003
PRO = 000000 SM0CMD= 000012 S2.FLF= 040000 PR1 = 000040 SPARE = 000010 S2.HFF= 020000 PR4 = 000200 SPBCMD= 000006 S2.HFL= 003400 PR5 = 000240 SPFCMD= 000007 S2.HHT= 010000 PR6 = 000300 SP.EIP= 000001 S2.IRQ= 000200 PR7 = 000340 SP.ENB= 000002 S2.DRQ= 000100 PS = 177776 SP.LOG= 000004 S2.SRQ= 000040 P\$\$PR= 000063 SRO = 177572 S2.YFL= 004000	TXTCHA 001744R	UISARO= 177640
PRO = 000000 SM0CMD= 000012 S2.FLF= 040000 PR1 = 000040 SPARE = 000010 S2.HFF= 020000 PR4 = 000200 SPBCMD= 000006 S2.HFL= 003400 PR5 = 000240 SPFCMD= 000007 S2.HHT= 010000 PR6 = 000300 SP.EIP= 000001 S2.IRQ= 000200 PR7 = 000340 SP.ENB= 000002 S2.DRQ= 000100 PS = 177776 SP.LOG= 000004 S2.SRQ= 000040 P\$\$PR= 000063 SRO = 177572 S2.YFL= 004000	T\$\$ACR= 000000	UISAR4= 177650
PR1 = 000040	T\$\$BTW= 000000	UISAR5= 177652
PR4 = 000200		
PR5 = 000240	T\$\$BUF= 000000	UISAR6= 177654
PR6 = 000300	T\$\$CCA= 000000	VISAR7= 177656
PR7 = 000340	T\$\$CCO= 000000	UISDR0= 177600
PR7 = 000340	T\$\$CPW= 000000	UISDR4= 177610
PS = 177776 SP.LOG= 000004 S2.SRQ= 000040 P\$\$BPR= 000063 SRO = 177572 S2.YFL= 004000	T\$\$CTR= 000000	UISDR5= 177612
P\$\$BPR= 000063 SRO = 177572 S2.VFL= 004000		
	T\$\$CUP= 000000	VISDR6= 177614
74471 AAAAAA	T\$\$ESC= 000000	VISDR7= 177616
P\$\$CTL= 000000 SR3 = 172516 S2.WRA= 000006	T\$\$GMC= 000000	UM.CLI= 000036
P\$\$FRS= 000310	T\$\$6TS= 000000	UM.0SB= 000200
P\$\$HIL= 003100	T\$\$HFF= 000000	UM.NBR= 000400
		UM.JVR= 000001
	T\$\$HLD= 000000	
P\$\$LDL= 001130	T\$\$K#6= 000000	US.ABQ= 000001
P\$\$NIC= 177564	T\$\$LWC= 000000	US.8SP= 000002
P\$\$DFF= 000000	T\$\$#11= 000001	US.85Y= 000200
P\$\$WRD= 000000	T\$\$RED= 000000	US.FOR= 000040
@\$\$OPT= 000017	T\$\$RNE= 000000	US.FRK= 000002
717.6	T\$\$RPR= 000000	US.XPF= 000001
RCCRC 002542R S\$\$WLK= 000000 S3.TAB= 000100	T\$\$RST= 000000	US.LAB= 000004
RCDATA 002436R S\$\$WPC= 000024 S3.VER= 010000	T\$\$RU8= 000000	US.MDE= 000002
RCDLE 002502R S\$\$MPR= 000005 S3.NAL= 004000	T\$\$\$MC= 000000	US.MDM= 000020
RCFCHA 002276R S\$\$YSZ= 004000 S3.WES= 000040	T\$\$SYN= 000000	US.MNT= 000100
RCFNUM 002402R S.8MSK 177775 S3.8BC= 000200	T\$\$\$11= 000001	US.OFL= 000001
The state of the s		
RCFXDL 002236R S.8MSV 177774 TBUF = 000006	T\$\$TRW= 000000	US.PU8= 000004
RCRC 000024R S.CON 000010 TCRC 000026R	T\$\$UTB= 000000	US.PWF= 000010
RCS = 0000000 S.CSR 000012 TCRCSV 000030R	T\$\$UTO= 000170	US.RED= 000002
RDATA 000246R S.CTM 000006 TCS = 000004		US.SHR= 000000
REEXIT 002424R S.DMCS 000020 TDATA 000046R	\$\$U58= 0C0001	US.SPU= 000002
	T\$\$U58= 000001	
The state of the s	T\$\$VBF= 000000	US.UMD= 000010
RESETF= 000003 S.ITM 000007 TFCHAR 000040R	T\$\$VBF= 000000 T\$\$30P= 000000	US.WV = 0000001
RETCOU 000012R S.LHD 000000 TFNUM 000042R	T\$\$VBF= 000000 T\$\$30P= 000000 UA.ACC= 000001	
RETRYC 000016R S.PKT 000014 TIE = 000100	T\$\$VBF= 000000 T\$\$30P= 000000 UA.ACC= 000001	US.WCK= 000010

MADRY	MACRO	#1200	20-JUN-36	15:43	PAGE	3-16
SYMBOL	TABLE					

U\$\$MLG= 160000 U\$\$MRN= 170234	U.CYL = 000104	V.RED2 000034 V.SCB 000020	U.UNFL= 000052 U.UNIT 000006	U2.PRV= 000010 U2.RMT= 020000
U.ACB 000052	U.DCB 000000	U.SHST= 000076	U.UNSZ= 000114	U2.R04= 100000
U.ACP = 000032 U.ADMA 000056	U.FCDE= 000042 U.FNUM= 000040	U.SHUN= 000074 U.SPC = 000036	U.UNTI= 000060 U.UTMO= 000036	U2.SCS= 000004 U2.SLV= 000200
U.AFLG 000054	U.GRP = 000102	U.STS 000005	U.VC8 = 000034	U2.VT5= 000002
U.ATT 000022	U.HSTI= 000054	U.ST2 000007	U.VSER= 000120	U2.7CH= 010000
U.BPKT= 000044	U.KCSR= 000032	U.SUB = 000036	U2.AT.= 000020	U3.UPC= 020000
U.BUF 000024	U.KCS6= 000034	U.TCHP 000042	U2.CRT= 002000	U4.CR = 000100
U.CBF = 000032	U.LHD = 000040	U.TCVP 000043	U2.DH1= 100000	V\$\$CTR= 000400
U.CLI 177772	U.LUIC 177774	U.TFLK 000040	U2.0J1= 040000	V\$\$RSN= 000040
U.CMST= 000126	U.MEDI= 000070	U.TFR@ 000037	U2.DZ1= 000100	WLBCMD= 000002
U.CNT 000030	U.MLUN= 000050	U.TLPP 000036	U2.ESC= 001000	\$FORK = ***** 6%
U.COTA 000030	V.MUP 177772	U.TMTI 000047	U2.HFF= 010000	\$6T8YT= *****
U.CTCB 000026	U.OTRF= 000124	U.TRCK= 000100	U2.HLD= 000040	\$GTPKT= ****** GX
U.CTL 000004	U.OWN 177776	U.TSTA 000026	U2.LOE= 000400	\$1000N= ***** GX
U.CTYP 000050	U.RBNS= 000112	U.TTAB 000034	U2.LWC= 000001	\$MAINP \002054RG
U.CM1 000010	U.RCTC= 000113	U.TTYP 000046	U2.L3S= 000004	#MAGUT 001424RG
U.CW2 000012 U.CW3 000014	U.RCTS= 000110 U.RED 000002	U.TUX 000024 U.UIC 000044	U2.L8S= 010000 U2.NEC= 004000	\$MATBL 000556R6 \$PTRYT= ****** 6X
ATAND AAAATA	A.KED AAAAA	V:V10 VVVV14	VZ. NEU- VVTVVV	SLIDII- ANAMAN OV

. ABS. 177776 000 003346 001 ERRORS DETECTED: 0

VIRTUAL MEMORY USED: 13001 WORDS (51 PAGES)
DYNAMIC MEMORY: 13780 WORDS (53 PAGES)
ELAPSED TIME: 00:00:50

MADRY, MADRY/-SP=L8:C1,13EXEMC/ML,L8:C11,103RSXMC,SY:C100,343MAGRY

MATEL MACRO M1200 20-JUN-36 16:15 PAGE 3

```
.TITLE MATEL
                                           .IDENT /M4.1/
                                    THIS IS THE DATA TABLE FOR MADRY, BASED ON THAT FROM MTDRY.;
                                           .MCALL HWOOFS, SCBOFS, UCBDFS
                                           HWDDF#
                                                                 ; DEFINE HARDWARE OFFSETS
8 000000
                                           SCBOF$
9 000000
10 000000
                                           UCBDF$
                                                                                   MA DCB
11
12
13
           000000
                                   SMATBL =
14 000000
                                   SMADAT::
                                   MADCB: .WORD
15 000000 000000
                                                   .MAO
16 000002 000040'
                                           .WORD
17 000004
           115
                                           .ASCII /MA/
                     101
18 000006
              000
                                           .BYTE
                                           .WORD
19 000010 000046
                                                   MAND-MAST
20 000012 000000
                                           .WORD
                                                 SMATBL
21
                                           .IF OF ASSNSI
22 000014 171177
                  000170 010000
                                           .WORD 171177,170,10000,161000,537.0,0,537
   000022 161000 000537
                          000000
   000000 000000
                  000537
                                           .IFF
24
                                           .WORD
                                                   120177,170,160000,0,7,0,1,6
25
                                           .ENDC
25
                                           .WORD
27
28
                                                                                   MA UCB'S
29
30
           000034'
                                   MAST=.
31
                                           .WORD
                                                                  ; I/O COUNT
                                                   0.0
32
                                           .BYTE
                                                   8.,5
                                                                  ; S ERROR LIMIT, H ERROR LIMIT
33
                                           .BYTE
                                                  0,0
                                                                  S ERROR COUNT, H ERROR COUNT
34
                                           .WORD
                                                   Û
35 000034 000000
                                           .WORD
                                           .WORD
36 000036 000000
                                                   0
37 000040
                                   ::OAM.
                                           .WORD
38 000040 000000'
                                                   MADCE
39 000042 000040'
                                           . #ORD
                                                   .-2
40 000044
              221
                      100
                                           .BYTE
                                                   UC.ALG!UC.PWF!1.US.NNT
                                           BYTE.
41 000046
                                                   0.0
42 000050 140141
                                                   DV.REC!DV.SQD!DV.MSD!DV.MNT'DV.F11
                                           .WORD
43 000052
          000000
                                           .WORD
                                                   0
44 000054
              003
                                           .BYTE
                                                   UD.800. UD.UNS
45 000056
          001000
                                           .WORD
                                                   512.
46 000060
          000150'
                                           .WORD
                                                   MASCB
47 000062
          000000
                  000000
                          000000
                                           .WORD
                                                   0,0,0,0,0,0,0,0
   000070
          000000
                   000000
                          000000
   000076 000000
                   000000
18
19
           000102'
                                   MAND=.
50
51
                                           O,0 ORDK.
                                                                  ; I/C COUNT
52
                                           .BYTE
                                                   8.,5
                                                                  ; S EPROR LIMIT, H ERROR LIMIT
53
                                                   0,0
                                           .BYTE
                                                                  S ERROR COUNT, H ERROR COUNT
```

MATBL MACRO M1200 20-JUN-86 16:15 PAGE 3-1

54					# **	.WORD	0
55	000102	000000				.WORD	0
56	000104	000000				.WORD	0
57	000106				HAL!!		
58	000106	000000'				.WORD	MADC3
59	000110	000104				.WORD	,-2
60	000112	221	100			.SYTE	UC.ALG!UC.PWF!1,US.MNT
61	000114	001	000			.BYTE	1,0
52	000116	140141				.WORD	DV.REC!DV.SQD!DV.MSD!DV.MNT!DV.F11
63	000120	000000				.WORD	0
64	000122	003	000			.BYTE	UD.300,UD.UNS
65	000124	001000				.WORD	512.
	000126	0001501				.WORD	MASCB
	000130	000000	000000	000000		.WORD	0,0,0,0,0,0,0,0
	000136	000000	000000	000000			.,-,-,-,-,-,-
	000144	000000	000000				
68							
69					1		
70							MA SCB'S
71							ini www s
72					*	.BLKW	3
73	000150				SMAO::	1001111	
	000150				MASCB:		
	000150	000000	000150		1111946	.WORD	0,2
	000154	240	072			.BYTE	PR5.350/4
	000156	000	024			BYTE	0,20.
	000160	000	000			.BYTE	0*2,0
	000162	176550	000			WORD	178550
	000164	000000				.WORD	0
	000166	000000	000000	000000		.WORD	0,0,0,0
	000174	000000		, , , , , ,			.1.1.1.
82	000176	000000				.WORD	0
-	000200				SMAEND:		*
84					***************************************		
85		000001			1	.END	

MATBL MACRO M1200 20-JUN-86 16:15 PAGE 3-2 SYMBOL TABLE

A\$\$BIG= G0C000	FE.NLG= 100000	KISAR6= 172354	9\$\$LAS= 000000	S1.18Y= 000200
	FE.OFF= 001000	KISAR7= 172356	P\$\$LOL= 001130	S1.08F= 040000
A\$\$BRT= 000000				S1.08Y= 040000
A\$\$CHK= 000000	FE.PKT= 000100	KISDRO= 172300	P\$\$NIC= 177564	
A\$\$CLI= 000002	FE.PLA= 000020	KISDR6= 172314	P\$\$GFF= 000000	Si.RAL= 000010
A\$\$CPS= 000000	FE.X25= 004000	KISDR7= 172316	P\$\$WRD= 000000	S1.RNE= 000020
A\$\$NSI= 000000	F\$\$LPP= 000000	K\$\$AST= 000000	. 0\$\$0PT= 000017	S1.RST= 000001
A\$\$PRI= 000000	F\$\$LVL= 000001	K\$\$CNT= 177546	R\$\$EXV= 000000	S1.RUB= 000002
A\$\$TRP= 000000	F2.ACN= 000020	K\$\$CSR= 177546	R\$\$LKL= 000001	S1.USI= 020000
		K\$\$IEN= 000115	R\$\$L11= 000001	S2.ACR= 000001
B\$\$LV1= 031063	F2.AHR= 010000			
3\$\$LV2= 020040	F2.DAS= 000001	K\$\$LDC= 000001	R\$\$NDC= 000012	S2.8RQ= 000020
CMODE = 140000	F2.DPR= 000400	K\$\$TPS= 000062	R\$\$NDH= 000144	S2.CR = 000010
C\$\$CKP= 000004	F2.EVT= 000010	LD\$CD = 000000	R\$\$NDL= 000012	S2.F0X= 100000
C\$\$INT= 000000	F2.GGF= 002000	LD\$DD = 000000	R\$\$POI= 000000	S2.FLF= 040000
C\$\$ONS= 000001	F2.1RR= 001000	LD\$MS = 000000	R\$\$SND= 000000	S2.HFF= 020000
C\$\$ORE= 002022	F2.LIB= 000002	LD\$MT = 000000	R\$\$TPR= 031462	S2.HFL= 003400
		LD\$TT = 000000	R\$\$11M= 000000	S2.HHT= 010000
C\$\$RSH= 177564	F2.MP = 000004			
C\$\$SMT= 000000	F2.POL= 000100	L\$\$AS6= 000000	SISDR0= 1722G0	S2.IRQ= 000200
C\$\$TTY= 177564	F2.RAS= 004000	L\$\$DRV= 000000	SPARE = 000010	S2.OR@= 000100
OV.CCL= 000002	F2.RBN= 020000	L\$\$LDR= 000000	SP.EIP= 000001	S2.SRQ= 000040
DV.COM= 020000	F2.SDW= 000040	L\$\$50H= 000000	SP.ENB= 000002	S2.VFL= 004000
DV.DIR= 000010	F2.STP= 100000	MADCB 000000R	SP.LO6= 000004	S2.WRA= 000006
DV.EXT= 000400	F2.SWP= 040000	MAND = 000102R	SRO = 177572	S2.WRB= 000002
			SR3 = 172516	S3.ABD= 001000
DV.F11= 040000	F2.WND= 000200	MASCB 000150R		
DV.ISP= 002000	F3.AST= 000200	MAST = 000034R	SWR = 177570	S3.ABP= 002000
DV.MBC= 000400	F3.CLI= 001000	MPAR = 172100	S\$\$HFC= 000036	S3.8CC= 020000
DV.MNT= 100000	F3.CRA= 000001	MPCSR = 177746	S\$\$NM1= 041525	S3.DAC= 040000
DV. MSD= 000100	F3.EIS= 000004	M\$\$CRB= 000124	S\$\$NM2= 026524	S3.PCU= 100000
DV.OSP= 004000	F3.NWK= 000002	M\$\$CRX= 000000	S\$\$NM3= 020111	S3.RAL= 000010
DV.PSE= 010000	F3.PMN= 004000	#\$\$EIS= 000000	S\$\$TIM= 000000	S3.RCU= 000400
DV.REC= 000001	F3.PR0= 000040	M\$\$FCS= 000000	S\$\$TOP= 000000	S3.RPO= 000020
OV.SDI= 000020	F3.8LK= 020000	M\$\$M6E= 000000	S\$\$WLK= 000000	S3.TAB= 000100
DV.SQD= 000040	F3.SHF= 040000	M\$\$MUP= 000000	S\$\$WPC= G00024	S3.VER= 010000
OV.SWL= 001000	F3.STM= 000010	M\$\$QVR= 000000	S\$\$WPR= 000005	S3.WAL= 004000
DV.TTY= 000004	F3.TCM= 002000	M.BFVH 000011	S\$\$YSZ= 004000	S3.WES= 000040
DV.UMO= 000200	F3.UDS= 000020	M.BFVL 000012	S.BMSK 177776	S3.88C= 000200
D\$\$H11= 000001	F3.WAT= 010000	M.LGTH= 000014	S.BMSV 177774	TPS = 177564
D\$\$IAG= 000000	F3.XHR= 000100	M.LNK 000000	S.CON 000010	T\$\$ACR= 000000
D\$\$ISK= 000000	F3.11S= 000400	M.UMRA 000002	S.CSR 000012	T\$\$BT#= 000000
D\$\$L11= 000004	G\$\$EFN= 000000	M.UMRN 000004	S.CTM 000006	T\$\$BUF= 000000
D\$\$SHF= 000000	G\$\$TPP= 000000	M.UMVH 000010	S.DMCS 000020	T\$5CCA= 000000
D\$\$YNC= 000000	G\$\$TTK= 000000	M.UMVL 000006	S.FRK 000016	T\$\$CCO= 000000
D\$\$YNM= 000000	G\$\$WRD= 000000	N\$\$LDV= 000001	S.ITM 000007	T\$\$CPW= 000000
D\$\$Z11= 000001	HF.CIS= 000200	N\$\$MOV= 000041	S.LHD 000000	T\$\$CTR= 000000
E\$\$DVC= 000000	HF.EIS= 000002	N\$\$UMR= 000034	S.PKT 000014	T\$\$CUP= 000000
E\$\$LOG= 000000	HF.FPP= 100000	PIRQ = 177772	S.PRI 000004	T\$\$ESC= 000000
E\$\$XPR= 000000	HF.UBM= 000001	PMODE = 030000	S.RCNT 177772	T\$\$6MC= 000000
FE.CAL= 000040	H\$\$RTZ= 000062	PRO = 000000	S.ROFF 177773	T\$\$GTS= 000000
FE.CEX= 020000	I\$\$RAR= 000000	PR1 = 000040	S.STS 000011	T\$\$HFF= 000000
FE.DRV= 000010	I\$\$RDN= 000000	2R4 = 000200	S.VCT 000005	T\$\$HLD= 000000
FE.DYM= 010000	KDSAR0= 172360	PR5 = 000240	S1.BEL= 000400	T\$\$KMG= 000000
FE.EXP= 000200	KOSDRO= 172320	PR6 = 000300	-S1.CTO= 000040	T\$\$LWC= 000000
FE.EXT= 000001	KINARO= 172340	PR7 = 000340	S1.CTS= 010000	T\$\$M11= 000001
FE.EXV= 000004	KINAR5= 172352	PS = 177776	S1.DEC= 002000	T\$\$RED= 000000
FE.FDT= 002000	KINAR6= 172354	P\$\$BPR= 000063	S1.0PR= 001000	T\$\$RNE= 000000
FE.LSI= 000400	KINAR7= 172356			
		P\$\$CTL= 000000	S1.DSI= 004000	T\$\$RPR= 000000
FE.MUP= 000002	KISARO= 172340	P\$\$FRS= 000310	S1.ESC= 000004	T\$\$RST= 000000
FE.MXT= 040000	KISAR5= 172352	P\$\$HIL= 003100	S1.IBF= 100000	T\$\$RU8= 000000

MATEL Symbol t		20-JUN-86 16:15 PAGE 3-3						
T\$\$\$MC= T\$\$SYN= T\$\$SYN= T\$\$SYN= T\$\$SYN= T\$\$SYN= T\$\$UTB= T\$\$UTB= T\$\$U58= T\$\$U58= UC.ALG= UC.ALG	000000 000001 000000 000000 000000 000001 000000	US.MDM= 000020 US.MNT= 000100 US.DFL= 000001 US.PUB= 000004 US.PWF= 000010 US.RED= 000002 US.SHR= 000001 US.SPU= 000002 US.SPU= 000001 US.VV = 000001 US.WCK= 000010 US.WCK= 000010 US.WCK= 160000 U\$\$MRN= 170234	U.ADMA U.AFLG U.BPKT = U.CHST QU.CTCB U.CTCB U.CTCB U.CTCB U.CTCB U.CTCB U.CTCB U.CTCB U.CH23 U.CW3 U.	000024 000032 177772 000126 000030 000030 000026 000004 000050 000012 000014 000016 000104 000000 000042 000042 000040 000054 000032 000034 000034 000040 177774 000070 000050	U.TCVP U.TFLK U.TFRQ U.TLPP U.TMTI U.TRCK= U.TSTA U.TTAB U.TTYP U.TUX U.UIC U.UNFL= U.UNFL= U.UNSZ= U.UNTI=	000113 000110 000002 000034 000020 000075 000075 000005 000005 000042 000043 000040 000036 000047 000036 000047 000036 000047 000036 000047 000026 000034 000044 000044 000052 000044	SMAEND SMATBL= SMAO	000020 002000 100003 040000 000100 010000 010000 000040 000001 000004 000000 100000 000000 100000 000000 000000
VISAR7= VISDR0= VISDR4=	177600	U.ACB 000052 U.ACP = 000032	U.MUP U.OTRF=		U.VC3 =		.MA1	000040R6 000106R6
. A8S.	177776 0	00						

VIRTUAL MEMORY USED: 11968 WORDS (47 PAGES) DYNAMIC MEMORY: 12724 WORDS (48 PAGES) ELAPSED TIME: 00:00:49

ERRORS DETECTED: 0

000200 001

MATBL, MATBL/-SP=LB:C1,13EXEMC/ML,LB:C11,103RSXMC,SY:C100,343MAT8L

5086/87/88/186 MACRO ASSEMBLER	COMMS_MODULE	04/29/86 PAGE
LOC OBJ LINE	SOURCE	
01FA 6800 01FC F33F 01FE 7A2E		
0200 0EE7 404 0202 87F6 0204 1CC4 0206 95D5 0208 2AA1	d₩	OE70EH,OF687H,OC41CH,OD595H,OA12AH.OBCA3H,O8238H,O9381H
020A A3B0 020C 3882 020E 8193		
0210 4668 405 0212 CF7A 0214 5448 0216 0059	d₩	06846H,07ACFH,04854H,059DDH,02D62H,03CEBH,00E70H,01FF9H
0218 622D 021A EBJC 021C 700E 021E F91F		
0220 8FF7 406 0222 06E6 0224 9004 0226 14C5	d⊌	0F78FH,0E606H,0049DH,0C514H,0B1A8H,0A022H,09299H,08330H
0228 ABB1 022A 22A0 022C B992 022E 3083		
0230 C778 407 0232 4E6A 0234 D558 0236 5C49 0238 E330 023A 6A2C 023C F11E	d₩	07BC7H,06A4EH,058D5H,0495CH,03DE3H,02C6AH,01EF1H,00F78H
023E 780F 408		
409	+1 \$EJECT	

86/87/58/186	MACRO ASSE	MBLER	COMMS_MODULE			04/29/86 PAGE
OC OBJ		LINE	SOURCE			
		410				
		411	public Ini	roas		
240		412	Init_coms	prac	far	
P14		413	:	61.80	1 4.	
		414	· CHAPTION	Sate un t	he data link Intercun-	ts are set up, buffers cleaned,
		415	i i Augitau			rate to 9600, real time clock
		416	7 a	set up		ide to joyy ital time cives
			§ 8	261 15	1	
		417	· THRUTS ·	M		
		418	INPUTS:	None.		
		419	1			
		420	; CALLS : N	one.		
		421	# T			
		422	; OUTPUTS :	None.		
		423	*			
		424	: DESTROYS	: AX, DX, F	lags.	
		425	1			
		426				
		427	f			
		428				
40 1E		429		push	DS	-
TV IL		430		6.6311	00	
		431	365080	05:	Int_pointers	First we set up the interrupt
			assume	89 *	THE ANTHER, 2	
## 000000		432			AW fal anishma	; vectors
41 380000		433		aov	AX, Int_pointers	
44 SEDā		434		BOA	DS, AX	
		435				
46 88	3	436		VOE	AX, C_code	¡First set up the high part
49 A33200		437		90 A	Type_12_seg, AX	
4C A33600		438		AOV	Type_13_seg, AX	
4F_A34E00		439		MOV	Type_19_seg, AX	
		440				
52 B84A05		441		aov	AX, offset Tx_int	¡The transmitter interrupt
55 A33000		442		MOV	Type_12_offset, AX	
58 88F704		443		MOV	AX, offset Rec_int	The receiver interrupt
5B A33400		444		nov	Type_13_offset, AX	
5E 88F805		445		aov	AX, offset Time_int	The timer interrupt
61 A34C00		446		BOV	Type_19_offset, AX	,
- 11M 1 M V V		447		a v T	· ttr=e.=aiiseri mi	
		448				
		449	3001188	05 :	C_data	
			assume	49 :	~_ugrq	
LA -09	3	450			AV C Jaka	Mar ve werd the arrest data
54 B8	R	451		BOV	AX, C_data	Now we want the normal data area
67 8ED8		452		BOV	DS, AX	

						04/29/86 PAGE 15
08J	LINE	SOURCE				
	457					
DASSE			200	nv.	MCNTAA pan	icoad the address of the
OWITE			HUV	AWi	iiwiivn_i cy	; baud rate generator
880500			aov	AX.	Saud 96 a	A nace care Severage
BA54FF			BOV	DY.	MCNTOB_reg	; and also the other counter
	460		MOV			
EF	461		out	DX,	AX	
	462					
8A56FF	463		MOV	DX,	TMROCNTR_reg	Now the control register
B803C0	464		30V	AX,	TMR_baud_control	;Set up as baud rate generator
EF	465		out	DX,	AX	
	466					
	467		#0V	-	-	Now set up the USART
			90V			
			out			Ensure that the USART is
			out			; in a predictable mode
			BOV			Now reset it
				οx,	AL	
			nop			Sive it time
			406			
				IA.	HCADT anda R	Set up for eight bits
						iger of to, either nice
						Enable the USART
						icuable the oden!
						Now clear any junk in the
DRVVVT			18 0 7	DA 3	Ognit v_data	i buffers
FC			in	Al .	DY	i nativets
			- "	1116 }	• *	
BA62FF			20V	DX.	MCNT2A reg	Now we set up the clock
			BOV			That's the division ratio
	493		out			
	494		MOV			Set up the control register
	495		90V			•
	BA52FF B80500 EF BA54FF B80500 EF BA54FF B803C0 EF BA0204 B00A EE EE EE B84000 F0 90 90 90 90 90 90 90 90 90 90 90 90 90	BA52FF 454 455 B80500 456 EF 457 458 BA54FF 459 B80500 460 EF 461 462 BA56FF 463 B803C0 464 EF 465 BA0204 467 B00A 468 EE 469 EE 470 EE 471 B84000 472 EE 477 90 476 90 477 90 478 90 477 90 478 90 477 90 480 90 481 B0CE 482 EE 483 B037 484 EE 485 BA0004 486 EE 487 EC 488 EC 489 BA62FF 491 B850CJ 492 EF 493 BA66FF 494	8A52FF 454 455 880500 456 EF 457 458 8A54FF 459 880500 460 EF 461 462 8A56FF 463 8B03C0 464 EF 465 8A0204 467 800A 468 EE 469 EE 471 884000 472 EE 471 884000 472 EE 473 90 474 90 475 90 476 90 477 90 478 90 477 90 480 90 481 80CE 482 EE 483 B037 484 EE 485 BA0004 486 EC 488 EC 489 90 481 BCCE 482 EE 483 BO37 484 EE 485 BA0004 486 EC 488 EC 489 90 490 90 486 FC 488 EC 489 90 490 90 490 90 491 90 490	## ## ## ## ## ## ## ## ## ## ## ## ##	## ## ## ## ## ## ## ## ## ## ## ## ##	## ## ## ## ## ## ## ## ## ## ## ## ##

8086	/87/88/186 MACRO	ASSEMBLER	COMMS_MODULE			04/29/86 PA
LOC	OBJ	· · · · · · · · · · · · · · · · · · ·	SOURCE			
02AA	,	496 497		out	DX, AX	
02A8	C7062E020000	. 478 499		#0V	Count, 0	¡No timeouts
0281	C606730010	500 501		30V	Status, mask Buf_empty	The receive buffer is ampty
0286	C70602000000	502		mov	R_length, 0	:No characters yet received
	C70622020000	503		MOV	R_state, 0	
	C7062802FFFF	504		BOV	R_crc, Crc_init	
	C706Q4000000	505		mov	R_in_ptr: 0	
	C70606000000	506		NOV	R_out_ptr, 0	
		507				;Now set up the interrupt
		508				; controller
		509 +	1			
	BA32FF	510 +		#0V	DX, INT_TMC_reg	
	B80700	511 +		BOV	AX, INT_THC_val	
02DA	EF	512 +		aut	DX, AX	
		513 +				
		514 +				
	BAJ&FF	515 +		80V	DX, INT_INTO_reg	
	381800	516 +		30V	AX, INT_INTO_val	
02E1	EF	517 +		out	DX: AX	
		518 +				
		519 +				
	BAJAFF	520 +		FOV	DX, INT_INT1_reg	
	B81400	521 +		BOA	AX, INT_INT1_val	
02E8	EF	522 +		out	DX, AX	
		523 +	1			
****		524			**	
02E9		525		POP	OS	
02EA	CB	526		ret		
		527		,		
		528	Init_coms	endp		
		529	4 457587			
		530 ÷	1 \$EJECT			

565

566 567

568

569

570 571

572

573

02EB

02EB C8000000

public

Set_baud

Set_baud_struc ends

Set_baud

enter 0,0

far

proc

8086/87/88/186 MACRO ASSEMBLER	COMMS_MODULE		04/29/86 PAGE 21
LOC 08J LINE	SOURCE		
02EF 8B5E06 574 02F2 C1E302 575		BX, EBPI.Sb_b_se! BX, 2	¡Get the baud rate index ¡Multiply by four to get the correct
02F5 83F320 576 02F8 7D23 577 578		mp 8%, size Baud_tb1 ge Sb_exit	¡Is this a valid baud rate? ¡If greater then not
02FA BA52FF 579 02FD 8B4608 580 0300 300000 581	1	DX, MCNTOA_reg OV AX, EBP1.Sb_ch_num AX, 0	;Assume channel O (terminal) ;Set the channel number ;Is it zero?
0303 7408 582 0305 300100 583		e Set_bd mp AX, 1	;If yes then fine ;Channel 1?
0308 7513 584 030A BA5AFF 585 586	1	ne Sb_exit nov DX, MCNTIA_reg	;If not then error ;Load up for channel 1
0300 2E884720 587 0311 EF 588 589	-	nov AX, CS:Baud_tb1CBX1 out DX, AX	Get the first A reg value
0312 83C302 590 0315 83C202 591 0318 2E8B4720 592 031C EF 593	ē ē	add BX, 2 add DX, 2 nov AX, CS:Baud_tblEBX3 out DX, AX	;Now to get the 8 reg value
031D C9 595 031E CA0400 596 597	_	eave et size Set_baud_struc	- 6
598 599 600	Set_baud (endp	
601	+1 \$EJECT		

/00/0//00/100 :::n	CRO ASSEME	SLEA	COMMS_MODULE			04/29/86 PAGE 2
OBJ		LINE	SOURCE			
325 1E		645		push	OS	
326 88	2	646		agy	AX, C_data	
329 8ED8	n	647		mov	DS, AX	
0E7 GEDG		648		AL SI Y	** 1 1111	
		649 +1				
32B A09000		650 +2		aov	AL, R_error	:Set the data
32E C45E06		651 +2		les	RY. FRPT 9 acros adds	The address of where it goe
331 268807		652 +1		#0V	byte ptr ES:[BX], AL	
001 Z000V/		653 +1		AU V	nits bit Fairnyli ur	i and scare it
		654 +1				
334 A10000		655 +2		801	AV D f aug	*Got the data
334 H10000 337 C45E0A		656 +2		les	naj a_1_Hom	Get the data The address of where it goe
					word ptr ES:[BX], AX	itte addiess of Australit And
33A 268907		657 +1		#0A	Anta bit 52-1971 HY	i qua prais il
		658 +1				
778 440000		659 +1			14 6 1IL	.5-1 11- 1-1-
33D A10200		660 +2		MOV	AA, K_length	Get the data The address of where it goe
340 C45E14		661 +2		les	BX, LBPJ. K_length_addr	ine address of where it goe
343 268907		662 +1		MOV	word ptr ES:CBXJ, AX	; and store it
		663 ÷1				
		664 +1				
346 A09100		665 +2		404	AL, R_t_char	
349 C45E18		666 +2		125		The address of where it goe
34C 25FF00		667 +1		and	AX, OFFh	
34F 268907		568 +1		MOV	word ptr ES:[BX], AX	; and store it
		669 +1				
		670 +1				
352 A09200		671 +2		aov	AL, R_f_char	
355 C45E1C		672 +2		les		The address of where it goe
358 25FF00		673 +1		and	AX, OFFh	
358 268907		674 +1		NOE	word ptr ES:[BX], AX	; and store it
		675 +1				
		676				
35E C47E10		677		les	DI, CBP1.R_data_addr	Get the data buffer
		678				; address
361 037E0E		679		add	OI, [8P].R_index	
364 BE0800		680		BOV	SI, offset R_data	Get ready to transfer the
		581				; received frame
367 8B0E0200		682		MOV	CX, R_length	
368 FC		683		cld		;Set increment
		684				
36C F3		685		cep me	vsb	iDo it
36D A4						
		686				

8086/87/88/186 MACRO ASSEMBLE	R COMMS_MODULE	04/27/86 PAGE 2
LOC OBJ	E SOURCE	
036E C7062802FFFF 5		v R_crc, Crc_init
0374 80269300F7 6		d Status, not mask Error
0379 800E930010 6		
6		
037E C70602000000 6		y R_length, O
6		
6	4	
0384 1F 6		p 0S
0385 09	6	ave
0386 CA1A00 6	7	et size R_frame_struc - 6
5	3	
6	9 R_frame er	ndp
7	0	
T	1 +1 SEJECT	

\$086/87/88/186 MACRO ASSEMBLER COMMS_MODULS

04/29/86 PAGE 25

```
LINE
                                 SOURCE
LOC GEJ
                          702
                                  Procedure T_frame
                          703
                          704
                          705
                                  : FUNCTION : Transmits a frame to the host system.
                          706
                          707
                                  : IMPUTS :
                          708
                                        T_index
                                                        : index into the data table
                                                        : address of the data area
                          709
                                        T_data_addr
                                         I_fnum_par : frame number
                          710
                          711
                                         T_length_par : frame length
                                                      : end character
                          712
                                         T_tchar_par
                          713
                                         T_fchar_par
                                                      : start character
                          714
                          715
                                  : CALLS : None.
                          715
                                  OUTPUTS : None.
                          717
                          718
                          719
                                  ; DESTROYS : AX, 8X, 0X, CX, SI, DI, ES, Flags.
                          720
                          721
                          722
                          723
                                 T_frame_struc struc
                          724
0000
                          725
                                 T_ald_8P
                                                 du
0002
                          726
                                  T_return
                                                 dd
0006
                          727
                                  T_index
                                                 du
0008
                          728
                                 T_data_addr
                                                 dd
0000
                          729
                                 T_fnum_par
                                                 đų
3000
                          730
                                  T_length_par
                                                 du
0010
                          771
                                  T_tchar_par
                                                 db
0011
                          732
                                                 db
0012
                          733
                                 T_fchar_par
                                                 16
0013
                          734
                                  XX
                                                 110
                          735
                          736
                          737
                                  T_frame_struc
                                                 ends
                          738
                          739
                          740
                                  public
                                                 T_frame
                          741
0389
                          742
                                 T_frame
                                              proc far
                          743
                          744
```

LOC 283 LINE SOURCE 0389 C80000000 745 anter 0,0 0380 1E 746 push 35 038E 88 R 747 mov AX, C_data 0391 8ED8 748 mov OS, AX	
0380 1E 746 push 05 038E B8 R 747 mov AX, C_data 0391 8ED8 748 mov DS, AX	
0380 1E 746 push 05 038E B8 R 747 mov AX, C_data 0391 8ED8 748 mov DS, AX	
038E B8 R 747 mov AX, C_data 0391 8ED8 748 mov DS, AX	
0391 8ED8 748 mov DS, AX 749	
749	
0393 FB 750 sti	
0394 F606930004 751 TX_busy?: test Status, mask TX_busy	
0399 75F9 752 inz TX_busy?	
039B 800E930004 753 or Status, mask TX_busy	
754	
OJAO 88460C 755 nov AX, [BP].T_foum_par Get the frame number	
03A3 A39400 756 mov T_f_num, AX ;Store it	
OJA6 88460E 757 mov AX, [BP].T_length_par ;Get the frame length	
03A9 A39600 758 aov T_length, AX	
OJAC 88C8 759 mov CX, AX ;Store length for later use	
OJAE 8A4610 760 mov AL, EBPJ.T_tchar_par ;Get the terminating character	
0381 A22002 761 mov T_t_char, AL ; and store it	
0384 8A4612 762 nov AL, [8P].T_fchar_par [Now the header character	
0387 A22102 763 aov T_f_char, AL	
764	
038A C45E08 765 les BX, [3P].T_data_addr (Now get the data address	
700	
0380 887E06 767 mov DI, EBPI.T_index ;Initialize the loop index	
03C0 BE0000 768 mov SI, 0	
O3C3 E3OB 769 jcxz End_t_frame ;If no data then finished	
770 TCX2 Cha_t_name in no data their rinished	
AMAR 11	
O3CE E2F5 775 loop Next_data ;End of data?	
776	
03D0 C70624020000 777 End_t_frame: mov T_state, 0 ¡Set the transmitter state	
03D6 C70626020000 778 mov Tr_index, 0 ;How many have been sent	
O3DC C7062A02FFFF 779 mov T_crc, Crc_init	
780	
O3E2 8A28FF 781 aov DX, INT_MSK_reg ;Get ready to enable interrup	5
782	
OJES ED 783 in AX, OX ;Get the current mask setting	
03E6 25EFFF 784 and AX, not mask TO_int ;Enable	
03E9 EF 785 out DX, AX	
786	
03EA 1F 787 POP OS	

8086/87/88/186 MACRO ASSEMBLER	COMMS_MODULE			04/29/86	PAGE	27
LOC C8J LINE	SOURCE					
03EB C9 788 03EC CA0E00 789 790 791		ed As	size T_irame_struc - 6			
792 793	I_frame	endp				

835

336

837 +1 \$EJECT

Set_timer

endp

8086	/87/88/186 MACRO	ASSEMBLER	COMMS_MODULE			04/2 9/86 PAGE 30
LOC	08J	LINE	SOURCE			
0433	FF062202	881		inc	R_state	:Assume that we will go
3 : 24		882		****		to the next state
0437	2EFF27	883		jap	CS:R_tableEBXJ	100 the state jump
		354				
		885				
043A	C70622020100	886	DLE?:	#0 A	R_state, 1	
4444	574/4044444	887	3 11		0 1	
	C70402000000 3C10	888 889	Rec_dle:	MOV	R_length, O	Oid we receive a DLE
	7411	890		CBP	AI, DLE	into we beceive a pro
	80269300F7	871	Start?:	je and	Ole_rec	; If not then carry on waiting
	C7062802FFFF	892	orant:.	anu	R_crc, Crc_init	itt une enen egitt an agtering
	C70622020000	893		acv	R_state, 0	
	E78400	374	Dle_rec:	ino	Com_rec_exit	
V729	LIGITAL	895	215-166.	नुमार् .	00m 1 cc cv 1 c	
		896				
		897				
045E	A29200	898	Rec_fchar:	MOV	R_f_char, AL	Store the received character
		899				
0461	3002	900		CBP	AL, Data_char	¡Is it a data char?
0463	7408	901		je	F_char_ok	If so then no error
0465	3006	902		cap	AL, ACK	Or maybe ACK?
0467	7404	903		je.	F_char_ok	
	3015	704		cap	AL, NAK	¡Last chance!
0468	75CD	905		jne	DLE?	Error, go back and try again
		906				
0460	EB7390	907	F_char_ok:	jmp	Com_rec_exit	
		908				
		909				
4470	A30000	910	Dee level		7 t 4V	15tone the force auchan
	E36090	911	Rec_faum:	#0V	R_f_num, AX	Store the frame number
4412	EDGUTV	912 913		jmp -	Com_rec_exit	
0474	JC10	713 914	Rec_data:	СПР	AL, DLE	; If DLE then maybe end of data
	7410	915	itel_uata:	je	End_rec_data	60 look for a terminator
V110	1 149	916		3 5	ruali ec"aata	ing took tot a terminator
047A	8B1E0200	917	Store_char:	20V	BX, R_length	:Get the number of characters
* * * * * * * * * * * * * * * * * * * *	00.000	918	George Chair	201	Ani "-izuatu	: with previous frame yet
047E	61F88800	919		Cap	BX, length R_data	ils the buffer full?
	7F0A	720		jg	No_room	ilf G then full
		921		13		
0484	384708	922		MOV	R_dataCBXI, AL	ilf we get here then ok
	FF060200	723		inc	R_length	Increment the index

8086/87/88/186 MACRD	ASSEMBLER	COMMS_MODULE			04/29/86 PAGE 31
LOC OSI	LING	SOURCE			
	924				
0488 EB0690	925 926		185	Rec_d_ok	
048E 800E930008	927 928 929	No_room:	10	Status, mask Error	Set the error flag
0493 FF0E2202	930 931	Rec_d_ok:	dec	R_state	We want to stay in this state
0497 EB4990	932 933 934	End_rec_data:	jap	Com_rec_exit	
	935 936				
049A FF0E2202	937 938	Rec_tchar:	dec	R_state	Assume that this is data, and set the state accordingly
049E 3C10	939		CRP	AL, DLE	:Is this data?
04A0 74D8	940 941		j e	Store_char	;If DLE then yes
04A2 A29100	942		MOV	R_t_char, AL	Else terminating character
04A5 C70622020500	943 944		BOV	R_state, 5	Set ready for check sum
04AB 3C04	945		CMP	AL, End_char	:Was it an end character?
04AD 7404	946		je	T_char_ok	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
04AF 3C03	947		CMP	AL, CONT	Only other possibility is Cont
0481 7597	948		ine	Start?	Try Data
0483 EB2 0 90	949 950	T_char_ok:	imp	Com_rec_exit	
	951				
0486 813E2802B8F0 04BC 7405	952 953	Rec_bcc:	je je	R_crc, CRC_final Cksum_ok	The check sum should be 0
04BE 800E730008	954		or	Status, mask Error	
04C3 C7062802FFFF	955	Cksum_ok:	acv	R_crc, Crc_init	Reset the check sum
0409 0506900000	956		BOY	R_arror, False	:Assume no errors
04CE F606930008	957		test	Status, mask Error	Were there errors?
0403 7405	958		jz	Frame_ok	:If Z then not
0405 C6069000FF	959		MOY	R_error, True	Signal so to the block handler
04DA C70622020000	960 961	Frame_ok:	NOV	R_state, 0	;Get ready for the next frame
04E0 CD64	962 963		int	Frame_rec_iat	:Signal that a frame has been ; received
04E2	964 965 966	No_int:			

3086/87/88/186 MACRO ASSE	MBLER	COMMS_400ULE			04/29/86	PAGE	32
LGC 08J		SOURCE					
04E2 FA 04E3 8B1E0600 04E7 3B1E0400 04EB 7403 04ED E914FF 04F0 80269300FE 04F5 FB 04F6 C3	967 968 969 970 971 972 973 974 975	Com_rec_exit: End_asm:	covered the contraction of the c	8%, R_out_ptr 8%, R_in_ptr End_asm Start_asm Start_asm Status, not mask R%_busy			
	975 977 978 979 +1	Asm_frame \$EJECT	andp				

LOC C8J		LINE	SOURCE			
		780				
		981	Procedure Re	c_interru	pt	
		982	8			
		983	; FUNCTION :			The character is inserted into a
		984	* *	circu	lar buffer and a call	to Asm_frame is done, unless Asm_frame
		985	8	is bu	57.	
		986	9			
		987	; INPUTS : No	ne.		
		988	8			
		989	; CALLS : Asa	_frame.		
		990	*			
		991	; OUTPUTS : N	one.		
		992	*			
		993	; DESTROYS :	None.		
		994	8			
		995	1			
		996				
04F7		997	Rec_int	proc	far	
		998				
		999				
04F7 50		1000		push	AX	
04F8 53		1001		push	BX	
04F9 52		1002		push	DX	
04FA 1E		1003		push	DS	
		1004				
04FB 88	R	1005		MOV	AX, C_data	Set up the addressing
04FE 8ED8		1006		MOV	DS, AX	
		1007				
0500 3A0004		1008		MOV		¡Get ready to get the data
0503 EC		1009		10	AL, DX	
0504 8AE0		1010		30 V	AH, AL	
0506 BA0204		1011		BOV		¡Get ready to look for errors
0509 EC		1012		in	AL, DX	
050A A838		1013		test	AL, mask USART_error	
050C 7406		1014		įZ	No_rec_err	;If I then no error
050E 8037		1015		BOV	AL, USART_cmd	
0510 EE		1016		out	DX, AL	
0511 EB2B90		1017		jmp	R_i_exit	
AP		1018	5.0			
0514 881E0400		1019	No_rec_err:	MOV	8X, R_in_ptr	
0518 43		1020		inc	BX	
0519 81E3FF00		1021		and	BX, OFFh	
051D 891E0400		1022		●GV	R_in_ptr, 8% ·	

8086/87/88/186 MACRO	ASSEMBLER	COMMS_MODULE			04/29/86 PAGE 3
LOC CBJ	LINE	SOURCE			
0521 88A72001 0525 F606930001 052A 7512 052C 800E930001 0531 BA22FF	1023 1024 1025 1026 1027		nov test jnz or nov	R_buf[8X], AM Status, mask RX_busy R_i_exit Status, mask RX_busy DX, INT_EOI_reg	Get ready to re-enable interrupts
0534 380080 0537 EF	1028 1029 1030		out	AX, MS_eoi OX, AX	Non specific and of interrupt
0538 E809FE 0538 E80890	1031 1032 1033		call jmp	Asm_frame R_exit	
053E 8A22FF 0541 880080 0544 EF	1034 1035 1036 1037	Aliexit:	mov mov out	DX, INT_EDI_reg AX, NS_adi DX, AX	¡Get ready to re-enable interrupts ¡Non specific end of interrupt
0545 1F 0546 5A 0547 58 0548 58	1038 1039 1040 1041	S_axit:	90P 90P 90P	OS DX BX AX	¡Clean up and go
0549 CF	1042 1043 1044 1045		iret		
	1046 1047 1048 1049 +1	Rec_int \$EJECT	endp		

086/87/88/186 }	TACRO ASS	EMBLER	COMMS_MODULE			04/29/86 PAGE
OC 08J		LINE	SOURCE			
		1050			***************************************	
		1051	Procedure Tx	_int		
		1052	* 1			
		1053	; FUNCTION :	Outputs a	character.	
		1054	i			
		1055	; INPUTS : No	ne.		
		1056	* *			
		1057	; CALLS : Non	ē.		
		1058	9			
		1059	; OUTPUTS : N	one.		
		1060	1			
		1061	; DESTROYS :	None.		
		1062	1			
		1063	3			
		1064	9 1.1			
44		1065	Tx_int	bloc	far	
		1066				
		1067				
14A 50		1068			AV	
348 53		1069 1070		push	AX BX	
140 53 140 52		1071		push	DX	
540 1E		1072		push	DS	
270 IC		1073		1,5211	υū	
54E 88	3	1074		agv	AX, C_data	¡Set up the addressing
551 8ED8	11	1075		MOV	DS, AX	iner of the good essettly
221 0550		1076		mu y	VU IIA	
		1077				
553 881E2402		1078		acv	8X: T_state	Get ready to jump via the
		1079				state table
557 D1E3		1080		shi	3X, 1	iNeed a word offset
559 FF062402		1081		inc	T_state	Assume that we will go
		1082			•	to the next state
550 2EFF670E		1083		jap	CS:T_table[BX]	;Do the state jump
		1084				
		1085				
561 8010		1086	Tr_dle:	BOY	AL, DLE	Set up a die
563 EB6F90		1087		jap	Com_tx_exit	
		1088				
and the same		1089				
566 A02102		1090	Tr_fchar:	aov	AL, T_f_char	¡Get the start character
569 EB6990		1091		JEP	Com_tx_exit	
		1092				

8086/	/87/88/186 MACRO	AGGEMBLER	COMMS_MODULE			C4/29/86 PAGE 36
LOC	08J	LINE	SCURCE			
		1093				
056C	A19400	1074	To_foun:	ROV	44: 1_1_000	Set the frame number
056F	833E960000	1096 1097		cap	T_length, 0	:Is there data to transmit?
0574	7506	1098 1099		jne	T_fnum_exit	(If so then just carry on
0576	C70624020500	1100 1101		NOV	T_state, 5	If not then skip the data transmission
057C	E85690	1102 1103	T_foum_exit:	PE SE	Coa_tx_exit	i ci dii sima 2 2 a dii
0583	8B1E2602 8A879800 FF062602	1104 1105 1106 1107	Tr_data:	mov inc	BX, Tr_index AL, T_dataEBX] Tr_index	Get the data index Get the data
058B	3C10 7415	1108		cap	AL, DLE Char_dle	;Do we need to stuff a character
	FF0E2402	1110		qec	T_state	; If not then stay in this state
0593	FF0E9600	1111	Data_check:	dec ·	T_length	
0597	833E960000	1113		cap	T_length, 0	¡Last character?
059C	7506	1115		ine	Still_data	
059E	C70624020500	1116		90V	T_state, 5	;End of frame
05A4		1117	Still_data:			
05A4	EB2E90	1118 1119 1120	Char_dle:	186	Com_tx_exit	
05A7	C70624020300	1121	Tr_data_dle:	AOV	T_state, 3	(Assume still data
05AD	8010	1122		mev	AL, OLE	:Load a dle
05AF	E8E2	1123 1124		jap	Data_check	(Go check for more data
4504	A02002	1125 1126	Tr_tchar:	881	AL, T_t_char	Load the term character
	EB1E90	1127 1128	ir_ttiidr*	事の人	Cow_tx_exit	irnan rug salm rugugeral
0507	A12A02	1129 1130	Tr_bcc_lo:	8012	AX, T_crc	
	F700	1131 1132	11 2007 101	not	AX	TWe transmit the inverse of the calculated CRC
OSRC	A32C02	1133		aov	T_crc_save, AX	, caregrates one
	EB1370	1134 1135		iab ao 4	Com_tx_exit >	

8086/87/88/186 MACRO	ASSEMBLER	COMMS_MODULE.			04/29/86 PAGE
LOC OBJ	LINE	SOURCE			
05C2 BA28FF	1136	Tr_bcc:	MOV	DX, INT_MSK_reg	¡Now disable transmit interrupts
05C5 ED	1137		in	AX, DX	iGet the mask word
05C& 001000	1138		or	AX: mask TO_int	:Oisable
05C9 80269300FB	1139		and	Status, not mask TX_b	usy
OSCE EF	1140		out	DX: AX	
05CF A12C02	1141		ã0∀	AX: T_crc_save	¡Load the check sum
0502 8AC4	1142		DOV	AL, AH	; and get the part that we want
	1143				,
	1144				
0504 50	1145	Com_tx_exit:	push	AX	Save the character
	1146		,		,
05D5 8B1E2A02	1147		aov	BX, T_crc	:Now generate the new crc
0509 3208	1148		XGF	BL, AL	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
0508 8AC7	1149		MOV	AL, SH	
05DD 32FF	1150		XOL	BH, BH	
05DF D1E3	1151		shl	BX, 1	
05E1 32E4	1152		10%	AH, AH	
05E3 2E334740	1153		XOL	AX, CS:Crc_tb1C8X1	
05E7 A32A02	1154		DOV	T_crc, AX	
ASE: UNFUAF	1155		M W V	i et et in	
05EA 58	1156		POP	AX	
A75U 70	1157		101	114	
05EB BA0004	1158		aov	DX, USARTO_data	¡Get ready to send
OSEE EE	1159		out	DX, AL	, 661 76407 10 36114
OSEF BA22FF	1160		aov	DX, INT_EOI_reg	Get ready to re-enable interrupts
05F2 B80080	1161		BOV	AX, NS_eoi	¡Non specific end of interrupt
05F5 EF	1162		out	OX, AX	then strenge rue at succi. at
A31 3 E1	1163		041	va; in	
05F6 1F	1164		pop	DS S	Clean up and go
05F7 5A	1165		205	DX	foreast of and go
05F8 5B	1166		pop	8%	
05F9 58	1167		bob	AX	
421 / JU .	1168		P. O. P.	па	
OSFA CF	1169		iret		
AND A	1170		1161		
	1171				
	1172	Tx_int	endp		
	1173	i v Till f	curk		
	1174				
	1175				
		\$EJECT			
	1110 11	4E4E41			

8086/87/88/186 MA	CRO ASSEMBLER	COMMS_MODULE			04/29/86 PAGE 38
LOC OBJ	LINE	SOURCE			
	1177	1			
	1178	Procedure Time	P_101		
	1179	1 CHARTTON . T		1. Inlancas TE 46 a	
	1180 1181	FUNCTION : 1.		x interrupt. It the t upt is generated.	imer reaches zero then a software
	1182	1	THICH	akt to Benelatea.	
	1183	: INPUTS : Non	n		
	1103	i TALOIS . MOII	٤.		
	1185	CALLS : None			
	1186	i ourre :			
	1187	GUTPUTS : No	n o		
	1100	1 3011010 - 1401	116:		
	1189	DESTROYS : N	one.		
	1190	:			
	1191	•			
	1192	,			
05FB	1193	Time_int	proc	far	
	1194				
	1195				
	1196				
05FB 50	1197		push	AX	
05FC 52	1198		push	DX	
05FD 1E	1199		push	DS	
	1200				
05FE 88	R 1201		BOA	AX, C_data	
0601 8ED8	1202		BOA	DS, AX	
0603 833E2E0200	1203			Annah A	*T- *b
0608 7408	1204 1205		CMP	Count, 0 End_time_int	Is the count finished?
V0VQ 17VQ	1205		je	CHG_(IMS_IN(;Do nothing
060A FF0E2E02	1207		dec	Caunt	Count down
060E 7502	1208		inz	End_time_int	If still time then do nothing
VWVE 1246	1209		4 11 20	Cita" tame "tite	ATT TATE CAME CHEN AN INCHISE
0610 CD65	1210		int	Time_out_int	If time out then signal so
	1211				
0612 BA22FF	1212	End_time_int:	MOV	DX, INT_EOI_reg	¡Get ready to re-enable interrupts
0615 B80080	1213		a 0v	AX, NS_eoi	Non specific end of interrupt
0618 EF	1214		out	DX, AX	
40.4	1215				
0619 1F	1216		POP	DS	;Clean up and 30
061A 5A	1217		pap	DX	
0613 58	1218		POP	AX	
	1219				

8086/87/88/196 MACRO ASSEMBLER	CONNS_MODULE		04/29/86 PAGE 39
LOC 08J LINE	SOURCE		
061C CF 1220 1221 1222			
1223 1224	Time_int	endp	
1225 1226 1227	C_code	ends end	

ASSEMBLY COMPLETE, NO ERRORS FOUND

· SERIES-III Pascal-86, V3.0

06/05/86

PAGE 1

Source	-112:	F3:ADM8CM.SRC
Object	Filet	:F3:ADM8CM.D8J

Controls Specified: DEBUG, OPTIMIZE(0).

STAT LINE NESTING

SOURCE TEXT: :F3:ADMBCM.SRC	
(*************************************	*********************
***************************************	*************************
HODULE FUNCTION:	
This module provides block level data communicati	ions.
***************************************	*******************
Written : A.D.McGuffog	19 October 1985.
************************************	******************
Language : Intel Pascal-86 V3.0.	
***************************************	***********************
Other Software Required : Comms_module.	
***************************************	******************
Restrictions : None.	

Module description :

This module provides the block level layer of the data link. Frames (acquired by Comms_module) are assembled by this module into blocks. Once an entire block has been acquired the main program is signaled via a software interrupt. The main program then processes the block and then sends a reply block, also via this module. The block is split into frames, and transmitted. All error control is done by this module, and the type of data link is transparent to the main program.

\$EJECT

SERIES-III Pascal-86: VJ.O

06/05/86

PAGE 1

STAT LINE WESTING

SOURCE TEXT: :F3:ADMBCM.SRC

\$compact(-const in code-)

\$EJECT

PAGE 3

```
STAT LINE MESTING
                        SOURCE TEXT: :F3:ADMBCM.SRC
   1 56 0 0
                        module Block ID:
                        $include(:f3:admpdf.src)
               =1
  2
       2 0 0 =1
                        public Tape_controller_primitives;
   75
        4 0 0 =1
                            procedure Init_tape;
               =1
             0 =1
        6 0
                            procedure Select(Unit_sel : integer;
               =1
                                                T_data : Tape_data_type);
               =1
  5
       9 0 0 =1
                            procedure Erase_tape;
               =1
      11 0 0 =1
                           procedure Read_block(var Read_buf : buffer;
                                            var N_r_char : integer);
               =1
      14 0 0 =1
                            procedure Write_block(var Write_buf : buffer:
               =1
                                                         N_w_char : integer!;
               =1
   8 17 0 0 =1
                            procedure Write_with_long_gap(var Write_buf : buffer;
               =1
                                                                N_w_char : integer);
               =1
       20 0
             0 =1
                            procedure Write_EOF;
               =1
      22 0 0 =1
                            procedure Space(var Sp_count : integer);
  10
               =1
      24 0 0 =1
  11
                            procedure Cotrl_status(var Status_return : Status_type);
               =1
      26 0 0 =1
  12
                            procedure Off_line;
               =1
 13
      28 0 0 =1
                            procedure Rewind_tape;
               =1
          0 0 =1
 14
      30
                            procedure Set ATH high:
               =1
      32 0 0 =1
  15
                            procedure Set_RTH_low;
               =1
      34 0 0 =1
                            procedure Diag(var R_buf : buffer;
               =1
                                            Index : integer;
               =1
                                            var Parity_error : boolean;
               =1
                                            var State : integer);
               =1
 17
      39 0 0 =1
                        public Comms_module;
               =1
 18
      41 0 0 =1
                           procedure Init_coms;
               =1
  19
      43 0
             0 =1
                            procedure Set_baud(Chan_number : integer;
               =4
                                                Rate_select : integer);
               =1
  20
      46 0 0 =1
                            procedure R_frame(var T_char : integer;
               =1
                                                var F_char : integer;
               =1
                                                var Flength : integer;
               =1
                                                var F_data : Block;
```

PAGE 4 BLOCK ID

```
STAT LINE MESTING
                      SOURCE TEXT: :F3:ADMPDF.SRC
                                                  F_index : integer;
               =1
                                              van F_num : integer;
               =4
                                              var F_error : boolean);
               =1
  21 54 0 0 =1
                          procedure T_frame(T_f_char : integer;
                                              T_t_char : integer;
               =1
               =1
                                              T_length : integer;
               =4
                                              I f num : integer;
               =4
                                              var T_data : Block;
               =1
                                                  T_index : integer);
               =1
      61 0 0 =1
                          procedure Set_timer(Time : integer);
               =1
               =1
  23
      64 0 0 =1
                      public Block_IO;
               =1
      66 0 0 =1
                          const Frame_rec_int
                                                      = 100:
  25
     67 0 0 =1
                                  Time_out_int
                                                     = 101;
 26
      68 0 0 =1
                                  Block_rec_int
                                                     = 102;
               =1
               =1
      71 0
            0 =1
                          procedure Init_block_10;
               =1
      73 0 0 =1
                          procedure 3lock_in(var In_block : Input_buf_type);
               =1
      75 0 0 =1
                          procedure Block_out(var Out_block : Output_buf_type;
               =4
                                                  Block_length : integer);
               =1
               =1
               =1
      30 0 0 =1
                      public Tape_controller_main;
               =1
 31
     82 0 0 =1
                                                     = 5201;
                                  Data_length
     83 0 0 =1
 32
                                  Block_length
                                                     = 5207:
 33
      84 0 0 =1
                                  M_drives
                                                     = 1;
 34
      85
          0 0 =1
                                  Clk_den
                                                     = 6250;
 35
      36 0
            0 =1
                                  Unit_O_MC
                                                     = 139;
      87 0 0 =1
                                  Unit_1_MC
                                                     = 250;
               =4
               =4
  37
      90 0 0 =1
                          type
                                  Tape_data_type = record
              =1
 37 92 0 1 =1
                                                  Stop : integer;
     93 0 1 =1
 38
                                                  Master_clock : integer;
 39 94 0 1 =1
                                                  Long gap : integer;
 40
     95 0 1 =1
                                                  Short_gap : integer;
 41
     96 0 1 =1
                                                  Start_norm : integer;
 42
     97 0 1 =1
                                                  Start_long : integer;
 43 98 0 1 =1
                                                  Start_EOF : integer;
      99 0 1 =1
                                                 Start_read : integer;
               =1
 45 101 0 1 =1
                                                 end;
              =4
              =1
 46 104 0 0 =1
                                  Buffer
                                                 = packed array [O..Data_length] of char:
```

77 79 0 0

PAGE 5 BLOCK_ID

```
SOURCE TEXT: :F3:ADMPDF.SRC
STAT LINE NESTING
              = 4
 47 106 0 0 =1
                                                = packed array [O..Block_length] of char;
                                 Block
                                 Status_type = set of (P_err, CRC_err, Length_err, DMA_err,
 48 108 0 0 =1
                                                         EOT, EOF, SWL, IGX, S_err, RWO, HWL,
                                                          xx, Time_err, BOT, EOV, PEOV);
              =1
 49 112 0 0 =1
                                 Input_buf_type = record case boolean of
 50 114 0 1 =1
                                         true
                                                : (Opende
                                                                   : char:
 51 115 0 1 =1
                                                                  : char;
                                                   Unit_num
 52 116 0 1 =1
                                                   Tape_status_in : Status_type;
 53 117 0 1 =1
                                                   Count_in
                                                                   : integer:
 54 118 0 1 =1
                                                   Write_data
                                                                   : Buffer);
 55 120 0 1 =1
                                         false : (Write_block
                                                                  : Block);
              =1
 56 122 0 1 =1
                                                end:
              =1
              =1
 57 125 0 0 =1
                                 Output buf type = record case boolean of
              =4
 58 127 0 1 =1
                                                : (Tape_status_out : Status_type;
                                         true
 59 128
         0 1 =1
                                                   Count_out
                                                                   : integer:
 60 129 0 1 =1
                                                   Ret_code
                                                                   : integer;
 61 130
         0 1 =1
                                                   Read_data
                                                                   : Buffer);
 62 132
         0 1 =1
                                         false : (Read_block
                                                                   : Block):
              =1
 63 134 0 1 =1
                                                end;
              =1
 64 136 0 0 =1
                                 Block_diag
                                                : boolean;
                          Var
 65 137 0 0 =1
                                 Frame_diag
                                                : boolean;
              =4
              =4
     61 0 0
 66
                      private 8lock_IO;
                      (* Define the various characters used in the frame protocol. *)
 67 66 0 0
                      const
                             ACK
                                         = 69;
 68
     67 0 0
                             NAK
                                         = 259;
 69
     68 0 0
                             START
                                         = 29;
 70
     59 0 0
                              CONT
                                         = 3q;
 71
      70 0 0
                                            = 44;
                             END_ch
      72 0 0
                             Max_f_len = 64;
                                                           (* Frame Length #)
 73
      73 0 0
                             Time_out_val = 150;
                                                         (# 5 second frame time out #)
 74
      76
          0 0
                      var T_fnum, R_fnum
                                            : integer;
 75
      77 0 0
                             R_buf, T_buf
                                                : Block:
 76
      78 0 0
                             Start_char
                                                : integer;
```

End_char_in

: integer;

SERIES-III Pascal-86, V3.0

06/05/86

PAGE 6

STAT	LINE	NES	TING	SOURCE TEXT: :F3:ADMBCM.SRC		
78			0	Frame_len_in	8	integer;
79	97	0	0	Frame_len_out	2	integer;
80	82	0	0	F_num_in	8	integer;
81	83	0	0	Error	1	boolean;
82	84	0	0	R_block_len		integer;
33	85	0	0	T_block_len	2	integer;
34	86	0	0	Out_count	2	integer;
			-			

\$EJECT

APPENDIX F

SOFTWARE LISTINGS : TAPE CONTROLLER SOFTWARE

Module	PAGE
Initialization	F2
Pascal-86 logical record system	F-6
Tape control module	F-46
Frame communications module	F-101
Block communications module	F-140
Main module	F-155

LOC OBJ

SERIES-III 8086/87/86/186 MACRO ASSEMBLER V2.0 ASSEMBLY OF MODULE INIT188 OBJECT MODULE PLACED IN :F3:ADM118.DBJ ASSEMBLER INVOKED BY: ASM86.86 :F3:ADM118.ASM

LINE SOURCE 1 +1 \$DEBUG 2 +1 \$GENONLY 3 +1 \$SYMBOLS 4 +1 \$TYPE 5 +1 \$XREF 9460 Initi88 MODULE FUNCTION : 10 11 12 :This module is start up code for the 80188 SA-Bus CPU card. 13 14 15 28 October 1985. 16 Written : A.D.McGuffog 17 18 19 20 Language : Intel ASM 86. 21 22 23 24 Other Software Required : None. 25 26 27 28 Hardware required : 80188 CPU card. 29 30 31 32 Restrictions: EPROM configuration must be as specified below. 33 34 35 36 Module description : 37 38 This module provides initialization for the 80188 card. The card is set up 39 : to support four EPROMs and 512 K of RAM. 40 41 42 43 44 +1 SEJECT

8086/87/88/186 MACRO ASSE	#BLER	INIT186	16/06/86 PAGE	2
LOC OBJ	LINE	SOURCE		
	45	:		
	46	This andula is	s the initialization routine for an iAPX 188 processor card	
	47		at the memory consists of	
	48	*		
	49	*	1 2764 at high mem, addressed by UCMS,	
	50	8	3 2764 at high mem, addressed by MCSO - MCS2	
	51	1 1		
	52	2 7	as well as up to 256 K of ram at low mem	
	53	8 18		
	54	*		
	55	8		
	56	*		
	57	•		
	58	; Macro definit	tion for outputing an immediate value to a port.	
	59	\$ }		
	60	9		
	61	9		
***	62	Restart segment	at at OFFFFh	
	63	9		
0000	64	org	0	
0000 EA0000E0FF	65	jap	far ptr Init	
	66			
	67	restart ends		
	68	1		
	69	extrn	Main : far	
	70	1		
	71	Init_hw	segment at OFFEOh	
	72	9	26 - 2 14 1	
	73		assume CS : Init_hw	
FFAA	74	5	ACCAAL	
FF00	75	P_	equ OFFOOh	
FFAO FFA2	76 77	UMCS_reg	egu p_ + 0A0h	
FFA4	78	LMCS_reg PACS_reg	equ	
FFA6	79	MMCS_reg	equ	
FFA8	80	MPCS_reg	equ p_ + OA8h	
111111111111111111111111111111111111111	31	111 00 21 03	ela La sumi	
FEJF	82	UMCS_vai	equ OFE3Fh	
JFF8	83	LMCS_val	equ O3FFBh	
007F	34	PACS_val	equ 0007Fh	
F9FF	85	MMCS_val	equ OF9FFh	
543F	86	MPCS_val	equ 0843Fh	
	87			
0000	88	Init proc	far	
	89			
	90 +1			
0000 BAAOFF	91 +2		DX, UMCS_reg	
0003 B83FFE	92 +2	aov	AX, UMCS_val	
0006 EF	93 +1	out	DX, AX	
	94 +1			
ANAT DAATEE	95 +1		DY IMCC and	
0007 BAA2FF 000A B8FB3F	96 +2	acv	DX, LMCS_reg	
0000 EF	97 +2 98 +1	90V	AX, LMCS_val	
AAAA CI	70 +1	out	DX, AX	
	17 11			

16/06/86 PAGE

3086/87/88/186 MAC	RO ASSEMBLER	INIT158	
LCC OBJ		SOURCE	
	100 ÷1		
OOGE BAA4FF	101 +2	aov	OX, PACS_reg
0011 B87F00	102 +2	aov	AX, PACS_val
0014 EF	103 +1	out	DA, AA
WIT LI	104 +1	641	va; na
	105 +1		
0015 BAAGFF	106 +2	aov	OX, MMCS_reg
0018 B8FFF9	107 +2	BOV	AX. MMCS_val
0018 EF	108 +1	out	DX, AX
2010 61	109 +1	***	801 110
	110 +1		
OOIC BAASFF	111 +2	aov	DX, MPCS_reg
001F B83F84	112 +2	aov	AX, MPCS_val
0022 EF	113 +1	out	OX, AX
	114 +1		
	115		
	116		
0023 EA0000	E 117		jap far ptr Main
	118		
	119	Init	endp .
	120		
	121	Init_he	ends
	122		end

AREF SYMBOL TABLE LISTING

NAME	TYPE	VALUE	ATTRIBUTES, AREFS
??SE6	SEGMENT		SIZE=GOOOH PARA PUBLIC
INIT	P FAR	H0000	SIZE=0028H INIT_HW 65 88# 119
INIT_HW .	SEGMENT		SIZE=0028H PARA ABS 71# 73 121
LMCS_REG.	NUMBER	FFA2H	77# 96
LHCS_VAL.	NUMBER	JFF8H	83# 97
MAIN	L FAR	0000H	EXTRN 69# 117
MMCS_REG.	NUMBER	FFA6H	79# 106
MMCS_VAL.	NUMBER	F9FFH	85# 107
MPCS_REG.	NUMBER	FFA8H	30# 111
MPCS_VAL.	NUMBER	843FH	86# 112
P	NUMBER	FFOOH	75# 76 77 78 79 80
PACS_RES.	NUMBER .	FFA4H	78# 101
			84# 102
RESTART .	SEGMENT.		SIZE=0005H PARA ABS 62# 67
UMCS_REG.			
UMCS_VAL.	NUMBER	FEJFH	82# 92

END OF SYMBOL TABLE LISTING

ASSEMBLY COMPLETE, NO ERRORS FOUND

LOC OBJ

04/29/86 PAGE

SERIES-III 8086/87/88/186 MACRO ASSEMBLER V2.0 ASSEMBLY OF MODULE PASCAL86_LOGICAL_RECORD_SYSTEM OBJECT MODULE PLACED IN :F3:ADMPIO.OBJ ASSEMBLER INVOKED BY: ASM86.86 :F3:ADMPIO.ASM

> LINE SOURCE 1 +1 \$DEBUG 2 +1 \$GENONLY 3 +1 \$TYPE 4 +1 \$PAGELENGTH(48) 5 +1 \$MOD186 Pascal86_logical_record_system name 0 9 10 11 12 MODULE FUNCTION : 13 14 :This module is the run time interface for Pascal-86 on the SA-Bus kit useing 15 ; an 80188 CPU, dynamic RAM and a serial line interface to a terminal device. 16 17 :------18 19 Written : A.D.McGuffog 7 October 1985. 20 21 22 23 Languge : Intel ASM 86. 24 25 26 Other Software Required : Designed to run with Intel Pascal-86 V3 27 28 29 30 31 Hardware required: 80188 CPU card with an 8251A installed as USART1. 32 Serial link starts at 9600 band 7 bits , no parity. 33 34 35 36 Restrictions: Only two files, INPUT and OUTPUT, supported. 37 NEW and DISPOSE not supported.

LOC OBJ

LINE SOURCE

> 44 42 43

44 45

46 47

48 49

50

51 52

53 54

55

56

57

58

59

60 61

62 63

64

65

:------39 40

Module description :

:The Pascai-86 run-time interface provides three basic services. These are :

- 1. File I/O. All IO operations are in the form of file operations. This module allows only two file, input and output which are the serial in and serial out lines of USART 1 on the 80188 card.
- 2. Exception handling. Any exception results in a call to the LRS's exception handler. This prints the Pascal-86 error number, parameters and the address at which the error occured. Error and parameter number are documented in the Pascal-86 manual chapter 14.
- 3. Run-time storage management. Run-time storage is required for two reasons :
 - 3.1. File descriptor information: The run-time system uses a 48 byte block of memory for each file opened, in order to store file information. Pascal-86 VJ also requires an extra block although this is not documented.
 - 3.2. Use of the Pascal NEW and DISPOSE functions. This is not supported by this LRS.

(All of these functions are interfaced via calls to predefined procedures. : These procedures are documented in the Pascal-86 User's guide Appendix K ; and the Run Time Support for iAPX 86,88 Applications manual.

66 67 68

> 69 70 71 +1 \$EJECT

LOC OBJ		LINE	SOURCE			
		72 +1	\$include(:F3:Al	MDEF.AS	(M)	
	=1	73	1			
	=1	74				
	=1	75				
	=1	76	1			
	=1	77				
	=1	78	1			
	=1	79	1			
C MACRO	=1	80	codemacro rese			
	=1	81	db	OFAh -		
# # # # # # # # # # # # # # # # # # #						
#	=1	82	db	0EAh		
*	=1	33	du	Oh		
#	=1	84	de	OFFFF		
· ·	=1	85	enda			
	=1	86				
	=1	87	; Now the equa	tes for	the on_chip timers:	
	=1	88				
FF00	=1	89	Per_base	equ	0FF00h	;Base address of the 80188
	=1	90				; peripheral control block
FF50	=4	91	CNTO_reg	equ	Per_base + 050h	;The three count registers :
FF52	=1	92	MCNTOA_reg	640	Per_base + 052h	
FF54	=1	93	MCNTOB_reg	equ	Per_base + 054h	
FF56	=1	94	TMROCNTR_reg	edil	Per_base + 056h	
FF58	=1	95	CNT1_reg	equ	Per_base + 058h	
FF5A	=1	96	MCNT1A_reg	540	Per_base + OSAh	
FF5C	=1	97	MCNT18_reg	equ	Per_base + 05Ch	
FF5E	=1	98	TMR1CNTR_reg	640	Per_base + O5Eh	
FF60	=1	99	CNT2_reg	540	Per_base + 060h	
FF62	=1	100	MCNT2A_reg	540	Per_base + 062h	
FF66	=1	101	TMR2CNTR_reg	640	Per_base + 066h	
1100	=1	102	HHIZEMIN_I E9	540	LEL TABLE . A0011	
	=1	103	· Man the manner	e chin	select registers	
	=1	104	luna rus memni.	I THIN :	select registers	
FFAA	-		IIMAT		Dan barra a AAAL	ellana antant
FFA0	=1	105	UMCS_reg	540	Per_base + OAOh	iUpper select
FFA2	=1	106	LMCS_reg	equ	Per_base + OA2h	Lover select
FFA4	=1	107	PACS_reg	540	Per_base + OA4h	(Peripheral select
FFA6	=1	108	MMCS_reg	5da	Per_base + OA6h	Hemory select
FFA8	=1	109	MPCS_reg	edn	Per_base + OA8h	
	=1	110				200
FFCA	=1	111	DMA_CO_reg	5da	Per_base + OCAh	DMA control registers
FFDA	=4	112	DMA_C1_reg	san	Per_base + ODAh	
FFC8 FFD8	=1	113	DMA_TO_reg	sda	Per_base + OC8h	;DMA transfer count registers
	=1	114	DMA_T1_reg	equ	Per_base + 008h	

LOC OBJ		1 7515				
		LINE	SOURCE			
FFC6	=1	115	OMA_DPHO_reg	equ	Per_base + OCAh	OMA destination high and low
FFD6	=1	116	OMA_OPH1_reg	640	Per_base + 006h	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
FFC4	=1	117	DMA_DPLO_reg	6411	Per_base + OC4h	
FFD4	=1	118	DMA_DPL1_reg	equ	Per_base + 004h	
FFC2	=1	119	DMA_SPHO_reg	640	Per_base + OC2h	DMA source high and low
FFD2	=1	120	DMA_SPH1_reg	5dn	Per_base + OD2h	inim sparce utan qua toa
FFC0	=1	121				
	=1		DMA_SPLO_reg	equ	Per_base + OCOh	
FFD0		122	DMA_SPL1_reg	640	Per_base + 000h	
	=1	123	. No. 11 - 1-4-			
	=1	124	i now the inte	LLADI C	ontrol registers:	
FFAA	=1	125	THE PAY		8	201 / 1 / 1 / 1
FF22	=1	126	INT_EOI_reg	equ	Per_base + 022h	End of interrupt register
· FF24	=1	127	INT_POL_reg	equ	Per_base + 024h	¡Pall register
FF26	=1	128	INT_PST_reg	edn	Per_base + 026h	:
FF28	=1	129	INT_MSK_reg	equ	Per_base + 028h	; ;Mask register
FF2A	=1	130	INT_PRM_reg	equ	Per_base + O2Ah	Priority register
FF2C	=1	131	INT_ISR_reg		Per_base + O2Ch	
FF2E	=1	132		640		;In service register
FF30			INT_REQ_reg	640	Per_base + 02Eh	Request register
	=1	133	INT_STS_reg	6dfi	Per_base + 030h	Status
FF32	=1	134	INT_TMC_reg	5 d fi	Per_base + 032h	;Timer interrupt
FF34	=1	135	INT_DMAO_reg	equ	Per_base + 034h	;DMA interrupts
FF36	=1	136	INT_DMA1_reg	equ	Per_base + 036h	
FF38	=4	137	INT_INTO_reg	290	Per_base + 038h	External interrupts
FFJA	=1	138	INT_INT1_reg	equ	Per_base + O3Ah	
FF3C	=1	139	INT_INT2_reg	6411	Per_base + 03Ch	
FFJE	=1	140	INT_INT3_reg	equ	Per_base + O3Eh	
	=1	141				
	=1	142				
FE3F	=1	143	UMCS_val	6 d ff	0FE3Fh	¡Values for the memory registers
JFFB	=1	144	LMCS_val	646	03FFBh	; 4 by 2764s, 512k ram,
007F	=1	145	PACS_val	640	0007Fh	; 3 wait states + ext, peripheral
F9FF	=1	146	MMCS_val	equ	OF9FFh	; select block in ID space,
843F	=1	147	MPCS_val	equ	0843Fh	; 3 IO wast states + ext.
	=1	148				
8000	=1	149	NS_eoi	equ	100000000000000000	¡Non specific end of interrupt
	=1	150	-			
0005	=1	151	Maxcount Oa	equ	5	:Count values for default 9600
0005	=1	152	MaxcountOb	equ	5	; baud serial lines
0005	=1	153	Maxcountia	equ	5	, 5000 351 601 141163
0005	=1	154	Maxcountib	640	5	
C003	=1	155	TMR_baud_contr		equ 1100000000000	00115
9448	=1		inu "Agga "cauti	0.1	e4a 1100000000000	A116
	=1	156	1			

=4	157	; Now the USAR	equates	:
=1	158			
=1	159	PCS_base	equ	0400h ;The two USART's on the CPU card
=1	160	USARTO_data	equ	PCS_base
=1	161	USARTO_control	equ	PCS_base + 2
=1				PCS_base + 128
		_		PCS_base + 130
				11001010b ; 2 stop bits, no parity, 7 bits
				11001110b ; 2 stop bits, no parity, 8 bits
				00110111b
				01000000b
				00001010b
				02h ; Look for RE ready
				Oth ; Look for TX ready
				00h
				OAh
		-	- 1-	
		:Bit defs for	the bits	in the interrupt mask register
		1001 0010 101		
		Int hits	record	R1_int:1,T1_int:1,R0_int:1,T0_int:1,
		_		DMA_1_int:1,DMA_0_int:1,Int_bits_dummy:1,TMR_int:1
		:Rit defs for	the 8251	USART status register
		1000 0010 101		241111 214142 14302111
		USART bits	record	DSR:1,SYN_det:1,USART_error:3,TX_empty:1,RX_rdy:1,
				TX_rdy:1
		RS	POH	08h
				07Fh
		V	- 14	ALCH
		: ### Pascal-A	A status	raturos ###
		,		1 0 5 21 11 2
		Enk	POH	Oh ; Status ok for the LRS
		-		02h ; Too little memory
				15FEh
			- 1-	
		: *** Internal	status r	eturns ***
		,		
		Normal term	ada	0
				OFFh
		Status hits	record	Tqn1_used:1, Tqn3_used:1
				· instanced . Instance.
	= <u>1</u>	=1 159 =1 160 =1 161 =1 162 =1 163 =1 164 =1 165 =1 166 =1 167 =1 170 =1 171 =1 172 =1 173 =1 174 =1 175 =1 176 =1 177 =1 178 =1 179 =1 180 =1 181	=1 159	=1 159

PASCAL86_LOGICAL_RECORD_SYSTEM

8086/87/88/186 MACRO ASSEMBLER

04/29/86 PAGE 6

8086/87/88/185 MACRO ASSEMBLER	PASCAL86_LOGICAL_RECORD_SYSTEM	04/29/86 PAGE
LOC DBJ LINE	SOURCE .	
241 242 243	; Pascal-86 termination and exception notification mesages	
003C 0D 244 003D 0A 003E 50617363616C2D 38362046617461 6C204572726F72 0053 0D 0054 0A	Bad_exit db CR, LF, 'Pascal-86 Fatal Error', CR,	LF
0055 0D 245 0056 0A 0057 50617363616C2D 383620456E64 0064 0D 0065 0A	Good_exit db CR, LF, 'Pascal-86 End', CR, LF	
246 0066 0D 247 0067 0A 0068 50617363616C2D 38362045786365 7074696F5E2020 2020202020202020 436F6465203A20	Err_asg_t db CR, LF, 'Pascal-86 Exception	Code : '
008C 48 248 008C 0D 008D 0A 008E 20202020202020 2020202020202020 20205061726160 65746572206E75 6D626572203A20	Err_asg_2 db 'H', CR, LF, ' Parame	ter number : '
0081 48 249 0082 00 0083 0A 0084 20202020202020 2020204E756065 72696320457863 657074696F6E20 436F6465203A20	Err_msg_3 db 'H', CR, LF, ' Mumeric Exca;	rtion Code : '
00D7 48 250 00D8 0D 00D9 0A	Err_msg_4 db 'H', CR, LF, ' At or Near	r Location : '

8086/87/88/186 MACRO ASSEMBL	ER PASCAL86_LOGICAL	_RECORD_	SYSTEM			04/29/86 PAGE
LOC OBJ	NE SOURCE					
00DA 20202020202020 20202020202041 74204F72204E55 6172204C6F6361 74696F6E203A20						
00FD 48 2 00FE 0D 00FF 0A	Si Err_msg_5	db	'H', CR	LF		
	252					
2	124 167 Talian	4-				
	53 Tables	ends				
	254					
	55					
	256 ; Local data s	ace				
	57					
	258 IO_data	segment		'DATA'		
	259					
	260 Local_index	dv	?			index into input buffer
0002 (132 2	61 Local_buffer	db	132	dup	(7)	; local character input buffer
??						
0086 ??	262 Status	db	?			; status information storage
	63 Exception_addr		?			; storage for the address of the
	264	34				exception handler
	265					i exception danotes
		4-				
	266 10_data	ends				
	267					
	268					
	269					
	?70 ; Segments for	the tile	descript	cors redi	airsq pa	Pascal-do:
	271					
	272					
	273					
	274 Tqni	segment		'DATA'		
	275					
	276	db	48	dup	(?)	
??						
)						
2	277					
2	78 Tqni	ends				
	279					
	80					
	281 Tqn2	segment		'DATA'		
	82					

PAGE

80867	87/88/186 MACRO	ASSEXBLER P	'ASCAL86_LOGICAL_	RECORD_S	YSTEM			04/27/86
LOC	GBJ		SOURCE					
0000	4.	283		15	#G	dup	(7)	
		284						
		285 286	Tqn2	ends				
		287 288	Tqn3	segment		'DATA'		
0000	(48 ??	289		db	48	dup	(?)	
	-	200						
		290 291 292 293	Tqn3	ends				
		294 +1	\$EJECT					

8086/87/88/186 MACRO ASSEMBLER PAS	SCAL86_LOGICAL_RECORO_SYSTER
------------------------------------	------------------------------

04/29/86 PAGE 11

LOC OBJ	LINE	SOURCE		
	334	*		
	335			
0019	336	Open	Proc	far
	337	•		
	338	: FUNCTION : TI	his proc	edure opens the I/O files by initializing the serial
	339			e that this is done regardless of file name or type.
	340	1 1		
	341	INPUTS : Non	(nead)	
	342	i THI ALM . MORE (0350).		
	343	CALLS : None.		
	344	i MELD : NUIE.		
	345	* OHTOHEC + Many (canial near t initialized)		
	346	i antrata • uni	; OUTPUTS : None (serial port 1 initialized).	
	347	* ACCTONVC * A	A- 0.A U	X, SI, DI, Flags.
		i neginniega i	Ay DAy U	/Aş 31ş V1ş F1d95.
	348	9		
	349	1		
	350			
	351		00 .	70 111
	352	assume	OS:	IO_data
AA4A 45	353			
0019 1E	354		push	05
001A B8 R	355		90Y	AX, IO_data
0010 BED8	356		BOV	DS, AX
	357			
	358 +1			
001F BASAFF	.359 +2		MOV	DX,MCNT1A_reg
0022 880500	360 +2		MOV	AX, Maxcountia
0025 EF	361 +1		out	DX, AX
	362 +1			
	363 +1			
0026 BASCFF	364 +2		YOF	DX,MCNT18_reg
0029 380500	365 +2		30 V	AX, Maxcountib
002C EF	366 +1		out	OX+ AX
	367 +1			
	368 +1			
002D BASEFF	369 +2		BOV	DX,TMR1CNTR_reg
0030 8803C0	370 +2		#OV	AX, Tor_baud_control
0033 EF	371 +1		out	DX, AX
	372 +1			77.07
	373			
0034 BA8204	374		20V	DX, USART1_control
0037 800A	375		MOV	AL, Dummy_cmd ;Do NOT anter sync mode at all costs!
0039 EE	376		out	DX, AL Dumny stores to get USART ready
				inseed states to See animi : cool

LOC OBJ	LINE SOURCE		
003A EE	377	out	DX, AL
003B EE	378	out	DX, AL
003C 884000	379	agy	AX, USART_reset (Reset the USART
003F EE	380	out	DX, AL
0040 90	. 381	nop	Wait out the required reset time
0041 90	382	nop	ings; and the relation teset time
0042 90	383	nop	
0043 70	384	nop	
0044 70	385	nop	
0045 90	386		
0046 90	387	nop	
	388	nop	
0047 90		nop	Al HCADT anda 7 *Cat it us
0048 B0CA	389	#0 V	AL, USART_mode_7 ;Set it up
004A EE	390	out	DX, AL
0048 8037	371	agy	AL, USART_cmd {Enable it
004D EE	392	out	DX, AL
004E BA8004	393	90V	DX, USART1_data
0051 EC	394	in	AL, DX (Get rid of the junk
0052 EC	395	in	AL, DX
	396		
	397		
	398		
0053 C6060200FF	399	30V	Local_buffer[0], Buffer_empty ; flush the buffer
0058 880000	400	DOV	AX, E_ok ; set the status
0058 1F	401	POP	0\$
005C CA0COO	402	ret	12 ; and go
	403		
	404		
	405		
	406 Open	endp	
	407		
	408		
	409 assume	DS :	nothing
	410		
	411		
	412		
	413		
	414 +1 SEJECT		
	171 . 7 APAPA1		

8086/87/88/186 MACRO ASSEMBLER PASCAL86_LOGICAL_RECORD_SYSTEM

LOC	085	LINE	SOURCE			
	46 E2E7 880000	de de de de la		inc loop aov	SI Data_in_buffer AX, E_ok	i next character; until finished; if we got here then all; characters requested were; transfered
0097	EB08 38FE15 C6060200FF	490 491 492 493	End_of_line:	90A 90A 196	short Read_exit AX, E_eor Local_buffer[0], Buffer	
009F	C47E06	494 495	Read_exit :	les	OI, dword ptr CBP + 6]	the address for the number of characters actually transfered
	25 8935 01360000	496 497 498		add	word ptr ES:CDIJ, SI Local_index, SI	transfer the count adjust the stored record position
00A9 00AA		499 500		pop ieave	OS	; clean up
	CA0C00	501 502 503		ret	4.2	and go
		504 505 506 507	Read	endp		
		508 509 510	assume	DS : ac	thing	
		511 +1	\$EJECT			

LOC OBJ	111	SOURCE
	552	ļ
	553	
00CA	554	Seek proc far
	555	1
	556	; FUNCTION : Sets the file pointer (this function is not used by Pascal-86).
	557	
	558	; INPUTS : None (used).
	559	
	560	: CALLS : None.
	561	
	562	; OUTPUTS : Status in AX.
	563	
	564	; DESTROYS : Flags.
	565	1
	566	
	567	
00CA 380000	568	aov AX, E_ok ; set up for ok return
00CD CA0800	569	ret & ; and go
AAAR AUAAAA	570	i ti di ji she je
	571	
	572	Seek endp
	573	Jeek engy
	574	
	575	
	576	
	577	*CIPCT
	3/5 +1	\$EJECT

8086/87/88/186 MACRO ASSEMBLER PASCAL86_LOGICAL_RECORD_SYSTEM

653 +1 \$EJECT

8086/87/88/186 MACRO	ASSEMBLER	PASCAL86_LOGI	CAL_RECORD.	SYSTE	¥.		04/29/86	PAGE
LOC OBJ	LINE	SOURCE						
	654							
	655							
0101	656	Rewind	Proc	far				
	657	1						
	658.	; FUNCTION :	Rewinds a	file	(in thi	s case do nothing).		
	659	1						
	660	; INPUTS : N	one (used)					
	661	i						
	662	; CALLS : No	02.					
	663	i						
	564	; OUTPUTS :	Status in i	AX.				
	665	1						
	666	; DESTROYS :	Flags.					
	667	1						
	668	;						
	669							
0101 380000	670		DOV	AX	E_ok	; set up for ok return		
0104 CA0400	671		ret	4		; and go		
	572							
	673							
	674	Revind	endp					
	675							
	676							
	677							
	578							
	679 +1	\$EJECT						

21

8086/87/88/186 MAC	RO ASSEMBLER	PASCAL86_LOGI	CAL_RECORD	SYSTEM		04/29/86 PAGE	
TOC OBI	LINE	SOURCE					
	680	į					
	581						
0107	682	Backspace	proc	far			
	683	;					
	684 .	: FUNCTION :	Backspace	s a file (in t	his case do nothing).		
	685	1					
	686	; INPUTS : N	one (used)				
	587	1					
	688	; CALLS : No	ne.				
	689	1					
	690	; OUTPUTS :	Status in	AX.			
	691	•					
	692	; DESTROYS :	Flags.				
	693						
	694						
	695	•					
0107 380000	696		AOV	AX, E_ok	; set up for ok retur	r.	
010A CA0200	697		ret	2	and go		
	698						
	699						
	700	Backspace	endp				
	701						
	702						
	703						
	704						
	705						
		RETERT					

PASCAL86_LOGICAL_RECORO_SYSTEM

3086/87/88/185 MACRO ASSEMBLER

PASCAL86_LOGICAL_RECORD_SYSTEM

8086/87/88/18a MACRO ASSEMBLER

25

8086/87/88/186 MACRO	ASSEMBLER	PASCAL86_LO	GICAL_RECORD_SYSTEM 04/	29/86 PAGE
LOC 38J	7	SOURCE		
0161 FAEA0000FFFF	813		reset ; disable interrupts and go to the re	eset vector
	816 817 818 819	TQEXIT	endp	
	820 821	assume	OS: nothing	
	822 823 824	public	· T@ALLOCATE	
	825 +1	\$EJECT		

27

8085/87/88/185 MACRO	ASSEMBLER	PASCAL86_LOGICAL_RECORD_SYSTEM 04/29/86 PAGE
LOC 93J	LINE	SOURCE
	364	İ
	865	
0180	356	TOFREE proc far
	867	
	368	; FUNCTION : This is the PASCAL86 memory return procedure. In this case
	869	nothing is done.
	870	
	871	INPUTS: Address to which the status word must be written.
	872	
	873	: CALLS : None.
	874	i directo - statica
	875	OUTPUTS : Status in EBP + 6].
	876	i paliala , prares til roi , pri
	877	ACCTONC . SO Of Class
		; DESTROYS : ES, DI, Flags.
	878	
	379	, i
	880	
0180 C8000000	881	enter 0, 0
0191 047506	882	les OI, dword ptr [BP + 6] ; load the address of the
	383	; status word
0194 2507050000	564	mov word ptr ES:[DI], E_ok ;
úido io	385	leave ; clean up
019A CA0600	365	ret 6
	287	
	888	
	889	TAPAPE SECTION
	890	
	891	
	892	
	393	public TOFILETESCRIPTOR
	874	Parise in seminarial an
	895	
		*EJECT
	070 TI	₹CJCV!

PASCAL86 LOGICAL RECORD SYSTEM

8086/87/88/186 MACRO ASSEMBLER

02/70 94 5577 02

938

939

public TQINITIALIZE

8086/87/88/186 MACRO ASSEMBLER PASCAL86_LOGICAL_RECORD_SYSTEM

04/29/86 PAGE 29

LOC OBJ

LINE SOURCE

940 +1 \$EJECT

PASCAL86_LOGICAL_RECORD_SYSTEM

8086/87/88/186 MACRO ASSEMBLER

FOC G82		LINE	SOURCE				
		1020	***************************************				
		1021		•			
0207		1022	TOGETERH	proc	far		
		1023	;				
		1024	: FUNCTION : R	eturns ti	he address of the	current exception handler,	35
		1025		et by TO			
		1026	:				
		1027	: INPUTS : Add	roce in	which the address	of the exception handler a	ust he
		1028			n [BP + 6].	of the that plant hattorer a	
		1029		I TETEN TI	11 FD: . 031		
		1030	: CALLS : None				
			1 nurra . wate			_	
		1031	. OUTDUTE . C.	-1 i-	± V		
		1032	OUTPUTS : St	dius in	MA.		
		1033	, AFOTBOVO . A	y 51 C	0 51		
		1034	; DESTROYS : A	A, Uli E	b, rlags.		
		1035	1				
		1036	1				
		1037	assume	DS : I	U_data		
		1038					
0207 C8000000		1039		enter	0, 0		
020B 1E		1040		push	DS		
020C B8	R	1041		DOA	AX, IO_data		
020F 8ED8		1042		BOV	DS, AX	; set up for access	to
		1043				; local data	
		1044					
0211 C47E06		1045		les		BP + 6] ; address pointer	
0214 A18700		1046		MOV	AX, word ptr Ex		
0217 268905		1047		20V	word ptr ES:CDI], AX ; the first part	
021A A18900		1048		50V		ception_addr + 2	
0210 26894502		1049		20V	word ptr ES:CDI	+ 21, AX ; the secon	id part
		1050					
0221 880000		1051		aov	AX, E_ok		
		1052					
0224 1F		1053		POP	OS	i clean up	
0225 C9		1054	•	leave			
0225 CA0400		1055		ret	4	; and go	
		1056				•	
		1057	T96ETERH	endp			
		1058					
		1059	assume	08 : a	othing		
		1060					
		1061 +1	\$EJECT				

OC OBJ		LINE	SOURCE			
		1062				
		1063				
229		1064	Exception_hand	iler	proc far	
		1065	1			
		1066	: FUNCTION : 1	This proc	edure is called in the ev	ent of a Pascal-86 exception.
		1067				s to coni and then resets
		1068		the system		
		1069			***	
		1070	: INPUTS : Ext	eption c	ode in [3P + 12].	
		1071			umber in EBP + 10].	
		1072	•		eption code in CBP + 6].	
		1073	;	BELLE CAC	cherau cade su coi . osi	
		1074	; CALLS : Cond	out. Dut	AY.	
		1075	i nurry . Anue	aci agr	rin t	
		1076	OUTFUTS : NO	nna		
		1077	i notinia : W	11151		
		1078	DESTROYS : !	u/A		
			1 NESTRUIS : 1	1/ n .		
		1079	9			
		1080	1	NC . T	-11	
		1081	assume	DS : T	a0185	
220 6200000		1082			Λ Λ	
229 (8000000		1083		enter	0, 0	
22D 1E	a	1084		push	DS Tables	
22E 88	2	1085		#0V	AX, Tables	
231 8ED8		1086		20 ∨	DS, AX	; set up for access to
A77 FA		1037		1.		i local data
233 FC		1088		cld		; Auto increment.
		1089				
		1090 +1				
234 892500		1091 +2		MOV		; length of the string
237 8E6600		1092 +2		BOV		; offset of the string
23A AC			ST_LB_02 :	lods	Err_msg_1	
23B E8BE00		1094 +1		call	Conout	; output the character
23E E2FA		1095 +2		loop	ST_LB_02	; until finished
		1096 +1				
240 8B460C		1097		30V	AX, word ptr [8P + 12]	; Exception code
243 E88200		1098		call	Out_AX	
		1099 +1				
246 892600		1100 +2		BOV-	CX, length Err_asg_2	; length of the string
249 BE8B00		1101 +2		BOY	SI, offset Err_msg_2	; offset of the string
24C AC		1102 +2	ST_LB_03 :	lods	Err_msg_2	
240 E8ACOO		1103 +1		call	Conout	; output the character
ATU LUNGVI		W - W		10 Tab. 2 E		, estrut the filling mater

LOC	CBJ	LINE	SOURCE					
		1105 ÷1						
4050	8B460A	1106			2.20	AX, word ptr [8P + 10]	3	Osesmains suches
					40V		3	Lquaster masos.
0222	E87000	1107			Call	Out_AX		
	27414	1108 +1						
0258	872600	1109 +2			10V	CX, length Err_asg_J	8	length of the string
0258	8EB100	1110 +2			MOV	SI,offset Err_msg_3		offset of the string
025E	AC	1111 +2	ST_LB_04	1	lods	Enr_msg_3		
	E89A00	1112 +1			/call	Conout	1	output the character
	E2FA	1113 +2			1000	ST_L8_04		until finished
ATRE	144 FT	1114 +1			1000	01_20_01	7	WILL TANKSHEE
4014	SDICAL				2211	AV wand ata COD ± 47		Musania avention and
	384606	1115			aov	AX, word ptr [3P + 6]	Ŧ	Numeric exception cade
0267	E85E00	1116			call	Out_AX		
		1117 +1						
026A	392600	1118 +2			acv	CX, length Err_asg_4	-	length of the string
0260	8ED700	1119 +2			30V	SI, offset Err_msg_4	-	offset of the string
0270	AC	1120 +2	ST_L8_05	1 1	lods	Err_msg_4		
0271	E88800	1121 +1			call	Conout	3 8	output the character
	E2FA	1122 +2			loop	ST_LB_05		until finished
VECT	bat fi	1123 +1			1007	31_50_43	1	GHILL THISHED
0074	204/04					AV CDD 4 43		Connect of the and
	884604	1124			MOV	AX, word ptr [BP + 4]	-	Segment of the ret
	E84C00	1125			call	Out_AX		
	803A	1126			MOA	AL; ':'		
027E	E87B00	1127			call	Conout		
0281	884602	1128			aov	AX, word ptr [87 + 2]	8	Offset
0284	E84100	1129			call	Out_AX		
		1130 +1						
0287	890300	1131 +2			aov	CX, length Err_asg_5	3	length of the string
	BEFD00	1132 +2				SI, offset Err_asg_5		offset of the string
			OT 10 M		mov		Ť	ditter at the stirth
0280		1133 +2	ST_L8_06) 2	lods	Enr_asg_5		
	E84B00	1134 +1			call	Conout		output the character
0291	E2FA	1135 +2			loop	ST_L8_06	#	until finished
		1136 +1						
		1137						
		1138						
0293	FAEA0000FFFF	1139			reset			
		1140						
		1141	Exceptio	Ibandl	o.p.	endp		
		1142	FACEA 110	" " " GHV I	21	enup		
			326055	00 .	20411-			
		1143	assume	NO :	nothing			
		1144	ACTOR					
		1145 +1	\$EJECT					

3086/87/88/186 MACRO ASSEMBLER PASCAL86 LOGICAL RECORD SYSTEM

PASCAL86_LOGICAL_RECORD_SYSTEM

8086/87/88/186 MACRO ASSEMBLER

LOC OBJ	LINE	SOURCE			
0284 884402 0287 46	1189 1190	Store :	aov	Lacal_buffer[SI], AL	; store the character
0288 3000 028A 75E0	1191 1192		cmp	AL, CR Get_more	CR character?
	1193				; some more characters
02BC 800A 02BE E83B00	1194 1195		aov call	AL, LF Conout	; add an LF
02C1 C70600000000 02C7 C3	1196 1197		mov ret	Local_index, O	; zero the local index :
V201 00	1198 1199		745		1 214 30
	1200	Get_line	endp		
	1201 1202				
	1203 1204				
	1205	\$F.IFCT			

8086/87/88/186 MACRO ASSEMBLER PASCAL86_LOGICAL_RECORD_SYSTEM

8086/87/88/186 MACRO ASSEMBLER	PASCAL86_LOGICAL_RECORD_SYSTEM 04/29/86 PAGE 38
LOC 08J LINE	SOURCE
1248 1249	· · · · · · · · · · · · · · · · · · ·
02E5 1250 1251	Comin proc mear
1252 1253	FUNCTION: This procedure returns a character recieved on USART1.
1254 1255 1256	; INPUTS : None ; ; CALLS : None.
1257 1258	OUTPUTS : Character in AL
1259 1260	; DESTROYS : AX, DX, flags.
1261 1262	1
02E5 BA8204 1263 02E8 EC 1264	Look: in AL, DX
02E9 A802 1265 02EB 74FB 1266 02ED 8A8004 1267	test AL, Rec_mask ;Ready? jz Look ; if not ready then try again
02F0 EC 1268 02F1 C3 1269	nov DX, USARTi_data in AL, DX ; get the character ret
1270 1271	Conin endp
1272 1273	
1274 1275 1276	
1277	*EJECT
1210	T

PASCAL86_LOGICAL_RECORD_SYSTEM

1303 +1 - \$EJECT

8086/87/88/186 MACRO ASSEMBLER

04/29/86 PAGE 40

8086/87/88/186 MAC	RO ASSEMBLER	PASCAL86_LOGI	CAL_RECORD	_SYSTEM	
FOC 381.	LINE	SOURCE			
	1304				
02FC	1305 1306	Conout	proc	near	
		. CHMATION .	This see		abanana da HCARTA
	1307	i LANCITON :	inis proc	adure outputs a	character to USART1.
	1308	1			
	1309	; INPUTS : C	naracter 1	n AL	
	1310	•			
	1311	; CALLS : No	ne.		
	1312	9			
	1313	; OUTPUTS :	None		
	1314	9			
	1315	; DESTROYS :	BX, DX,	lags	
	1316	9			
	1317				
02FC 8B08	1318		- 10V	BX, AX	; Save the character
02FE BA8204	1319		MOV	DX, USART1_com	itrol
0301 EC	1320	Look2:	in	AL, DX	; Input the status
0302 A801	1321		test	AL, Tr_mask	
0304 74FB	1322		jz	Look2	; if not, else
0306 BA8004	1323		DOV	DX, USART1_dat	
0309 8803	1324		BOV	AX, BX	
0308 EE	1325		aut	DX, AL	
030C C3	1326		ret		
	1327				
	1328	Conout	endp		
	1329				
	1330				
	1331	Asc_out	endp		
	1332		*****		
****	1333	IO_code ends			
	1334	-8-600 01103			
	1335		and		

ASSEMBLY COMPLETE, NO ERRORS FOUND

8086/87/88/186 MACRO ASSEMBLER TAPE_IO_CONTROL_MCDULE

15/05/86 PAGE 1

SERIES-III 8086/87/88/186 MACRO ASSEMBLER V2.0 ASSEMBLY OF MODULE TAPE_IO_CONTROL_MODULE GBJECT MODULE PLACED IN :F3:ADMTIG.OBJ ASSEMBLER INVOKED BY: ASM86.86 :F3:ADMTIG.ASM

LOC OBJ

LINE SOURCE

. 1 +1 \$EJECT

TAPE IO CONTROL MODULE

8086/87/88/186 MACRO ASSEMBLER

15/05/86 PAGE 2

operations refer to the selected unit.

43 44

9-47

OFFOOh

Per_base + 050h

Per_base + 052h

ups

equ

equ

:Base address of the 80168

; peripheral control block

The three count registers :

83

84

85

őó

87

Per_base

CNTO_reg

MCNTOA_reg

=1

=1

=1

=1

=1

FF00

FF50

FF52

16/06/86 PAGE 4

8086/87/88/186	MACRO ASSEM	BLER	TAPE_IO_CONTROL	MODULE		15/05/86 PAGE
LOC 08J		LINE	SOURCE			
FF54	=1	22	MCNTOB_reg	240	Per_base + 054h	
FF36	=1	89	TNROCNTR_reg	940	Per_base + 056h	
FF58	=1	90	CNT1_reg	640	Per_base + 058h	
FF5A	=1	91	MCNT1A_reg	540	Per_base + O5Ah	
FF5C	=1	92			Per_base + 05Ch	
			MCNT1B_reg	640	_	
FF3E	=1	93	TMR1CNTR_reg	eda	Per_base + 05Eh	
FF60	=1	94	CNT2_reg	640	Per_base + 060h	
FF62	=1	95	MCNT2A_reg	540	Per_base + 062h	
FF66	=1	96	TMR2CNTR_reg	540	Per_base + 066h	
	=1	97				
	=1 =1	98 99	inow the memor	y chip	select registers	
FFA0	=1	100	UMCS_reg	640	Per_base + OAOh	Upper select
FFA2	=1	101	LMCS_reg	640	Per_base + OA2h	Lover select
FFA4	=1	102			Per_base + OA4h -	(Peripheral select
			PACS_reg	540		
FFA6	=1	103	MMCS_reg	640	Per_base + OA6h	Memory select
FFA8	=1	104	MPCS_reg	ada	Per_base + OA8h	
5501	=4	105	AMA AA		n - i Anii	some
FFCA	=1	106	DMA_CO_reg	640	Per_base + OCAh	¡DMA control registers
FFDA	=1	107	DMA_C1_reg	540	Per_base + ODAh	.044 1
FFC8	=1	108	DMA_TO_reg	equ	Per_base + OC8h	¡DMA transfer count registers
FFD8	=1	109	DMA_T1_reg	640	Per_base + 008h	- AMI 1 11 11 11 11 11 11 11 11 11 11 11 11
FFC6	=1	110	DMA_DPHO_reg	adn	Per_base + OCah	OMA destination high and low
FFD6	=1	111	DMA_DPH1_reg	640	Per_base + 006h	
FFC4	=1	112	DMA_DPLO_reg	Sdfl	Per_base + OC4h	
FFD4	=1	113	DMA_DPL1_reg	640	Per_base + 004h	
FFC2	=1	114	DMA_SPHO_reg	641	Per_base + OC2h	;DMA source high and low
FF02	=1	115	DMA_SPH1_reg	equ	Per_base + OD2h	
FFCO	=1	115	OMA_SPLO_reg	540	Per_base + OCOh	
FF00	=1	117	DMA_SPL1_reg	640	Per_base + ODOh	
	=1	118				
	=4	119	; Now the inte	rrupt c	ontrol registers :	
	=1	120				
FF22	=1	121	INT_EOI_reg	equ	Per_base + 022h	End of interrupt register
FF24	=1	122	INT_POL_reg	equ	Per_base + 024h	¡Poll register
FF26	=1	123	INT_PST_reg	equ	Per_base + 026h	ing: rearact
FF28	=1	124	INT_MSK_reg		Per_base + 028h	:Mask register
FF2A	=1	125	INT_PRM_reg	equ	_	
FF2C	=1			5dil	Per_base + O2Ah	Priority register
		126	INT_ISR_reg	540	Per_base + O2Ch	In service register
FF2E	= {	127	INT_REQ_reg	edn	Per_base + O2Eh	Request register
FF30	=1	128	INT_STS_reg	5411	Per_base + 030h	Status
FF32	=1	129	INT_TMC_reg	640	Per_base + 032h	:Timer interrupt

3

record Ri_int:1,T1_int:1,R0_int:1,T0_int:1,

DMA_1_int:1,DMA_0_int:1,Int_bits_duamy:1,TMR_int:1

=1

=1

=1

=1

170

171

172

Int_bits

8086/87/88/186 MAC	RO ASSEMBLER	TAPE_IO_CONTROL	MODULE			16/06/86 PAGE 6	
LOC OBJ	LINE	SOURCE					
	-4 477						
	=1 173	*B:1 1-7- 1		11515T -1-1			
	=1 174	ibli dets tor	the ozon	. USART status r	register		
	=1 175						
#	=1 176	USART_bits	uscou (t:1,USART_error:3	,TX_empty:1,RX_rdy:1,	
	=1 177	å		TX_rdy:1			
	178	•					
	179	i					
	180	name Tape_I	_contro	l_aodule			
	181	1					
	182						
	183	Set up a stac	segmen	i s			
	184	1	. 203001				
	185	stack segmen	ž.	STACK	'STACK'		
	186	Stack Stymen	L	JINON	211011		
0000 (50	187		dv	50 dup	(?)		
7777	10/		引展	30 446	1:1		
: : : :							
1	150						
	188	1 1					
****	189	stack ends					
	190	•					
	191	;					
	192	Mow some equa	tes				
	193	*					
	194	•					
0800	195	Tape_base er	540	0800h		:Base address of the control	
	196						
0806	197	Tar_O_cntr1	846	Tape_base + (0110b	First 8254	
0800	198	Start_c	equ	Tape_base + (Start gap timer	
0802	199	Event_c	640	Tape_base + 0		Event counter	
0804	200	Stop_c	equ	Tape_base + (Stop gap timer	
	201		- 1-			,	
080E	202	Ter_i_cntrl	equ	Tape_base + (01110h	:Second 8254	
0808	203	Master_c	equ	Tape_base + (Character clock divider	
080A	204	L5_det	equ	Tape_base + (Long gap timer	
0800	205	S6_det	640	Tape_base + (Short gap timer	
4044	206	90_000	549	idic nase . /	A11AA6	ionar day clac.	
0810	207	Write_data	0.417	Tape_base + (04000Ak	Data out port	
0818	208	Write_status	640	_			
0820			648	Tape_base + (Status out port	
	209	Write_aux	equ	Tape_base + (;Parity, strobe enable	
0828	210	Write_cmd	equ	Tape_base + (01010000	Command bit port	
A87A	211	01			2442222		
0830	212	Read_aux	648	Tape_base + (V1100000	;Parity, state in	

8086/87/88/186 MA	CRO ASSEMBLER	TAPE_IO_CONTROL_M	ODULE		16/06/86 PAGE 7
LOC OBJ	LINE	SOURCE			
0834	213	Read_status	equ Tap	e_base + 0110100b	Status in port
0838	214			e_base + 011100Gb	¡Data in port
0802	215			e_base + 011010010b	18254 Timer read back
****	. 216		* 1.*		, , , , , , , , , , , , , , , , , , , ,
	217	:Now some comman	ds:		
	218	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	•		
	219				
0001	220	6o_cad	991	000tb	:Do operation
0000	221	Clear_go_cmd	equ	****	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
0003	222	Set_write_status		*****	:Write enable
0002	223	Clear_write_stat			, W. 242 BINDETS
0005	224	Rewind_cmd	equ		:Rewind selected unit
0007	225	Off_line_cmd	equ		Set unit off-line
0009	226	RTH_high_cad	equ		Read threshold high
0008	227	RTH_low_cmd	equ		Read threshold low
000A	228	Board_reset	equ		Reset controller
0008	229	Clear_board_rese			,
0000	230	a.ca: "aaa! a". cac		*****	
	231				
0010	232	Write_status_val	equ	000100005	Status value for write
0034	233	Read_status_val	equ		Status value for read
0014	234	Erase_status_val			Status value for erase
0030	235	Space_fvd_val	equ		Status value for fud space
0020	236	Space_rev_val	equ		Status value for rev space
0004	237	Count_chars	640		Status value for char count
0008	238	Count_blocks	equ		Status value for block count
	239		.,.		72.2.2.
0032	240	Start_c_init	equ	000110010b	:8254 initialization values
0082	241	Stop_c_init	equ	*********	,
0072	242	Event_c_init	equ		
0034	243	Master_c_init	equ		
0072	244	L6_det_init	998		
0082	245	S6_det_init	equ		
0070	246	Event_c_space_mo			
	247				
OOFF	248	True	equ	OFFh	
0000	249	False	equ		
	250		-10		
	251				
0032	252	Run_delay	equ	50	Delay until cun bit valid
1F40	253	Tape_settle_dela			Delay till tage motion
	254		-10		ceases
	255				

8086/87/88/186 MACR	O ASSEMBLER	TAPE_IO_CONTROL	_MODULE			16/06/86 PAGE 8
LCC C8J	LINE	EOURCE				
0208	256 2 5 7	Tape_mark		equ	01011001000b	Tape mark data and parity
000E 0006	258 259 260 261	State_mask State_3		equ	01110b 00110b	¡State value extraction
O1FF	262 263	Invert_aask		540	01111111115	¡Bits to be inverted in data
0003	264 265	Unit_sel_mask		646	0115	Whit select bits
013C 01D7	266 267 268	CRC_feedback CRC_final		equ	00100111100b 0111010111b	Tape CRC values
#	- 269 270	error_flags	record	PECV:1,EOV:1,80T:1,Time_err:1,xx:1,HWL:1,RWD:1,S_err:1,IGX:SWL:1,EDF:1,ECT:1,DMA_err:1,Length_err:1,CRC_err:1,		
	271 272	3		P_err:		
100F	273 274 275	New_err_bits equ mask P_err or mask CRC_err or mask Length_err or mask DMA_err or mask Time_err				
6710	275 277 278	New_status_bits equ mask EOT or mask HWL or mask BOT or mask EOV or mask S_err or mask RWD				k BOT or mask EOV
0100	279	Parity_mask	equ	0100h		
773F	280 281 282	Change_bits	equ	New_err_bits or New_status_bits or mask EOF		
#	283 284 285	in_flags	record		:1,RUN:1,RWD_in:1,FPT E_in:1,RDY_in:1	_in:1,EOT_in:1,LDP_in:1,
#	286 287 288	Chir_status_bi	its	record	Output:1, Null_coun M1:1, M0:1, BCD:1	t:1, RW1:1, RW0:1, M2:1,
2000	289 290	max_block_lang	jth	equ	2000h	
A246	291	IO_source		equ	40110001001000110b	:DMA reg setup values
1686	292	IO_dest		equ	0001011010000110b	12 1.22 25.05 101.003
1584	293 294	Stop_DMA		640 640	0001011010000100Ь	
0002	295	WDS_en		equ	0010b ·	(Strobe enable values
0004	296	WARS_en		540	0100b	inglese sumare inter
0000	297 298	Nothing_en		640	0000b	

8085/87/88/186 MACRO #	ASSEMBLER	TAPE_IO_CONTROL	_MODULE				16/00	5/86 PAGE 9
LOC 08J		SOURCE						
0009	299 300	Extra_write_by	7165	240	9		Number of exti	
0007	301 302 303	EOF_data_gap		equ	7		Gap between d	ıta bytes
OIFF	304 305 306	CH_9		equ	0111111	1115		
0010	307 308	Over_run_mask		equ	010000b		. ¡Get the data	over-run bit
00C4 00E4	309 310 311	Read_back_cmd Read_back_LG		edn sdn	01100019 01110010		18254 read back	c cmd
	312 313 314	;Now for some	data!					
	315 316	T_data	segment		'DATA'			
0000 ?? 0001 ???? 0003 ???? 0005 ???? 0007 ????	317 318 319 320 321	Out_status Stop_norm Start_norm Start_long Start_eof	db dw dw dw	? ? ? ? ? ?				
0009 ???? 000B ???? 000D ???? 000F ????	322 323 324 325	Start_read Error Data_1 CRC	dw dw dw dw	? ? ? ? ?				
0011 ????	326 327	LRC	dw	?				
0013 (8202 ??	328 329	Local_buf	db	aax_b	lock_lengtl	h + 10	dup (?)	
2010 (10	330	EOF_buf	45	10	dup	Serve .		
	331 332 333	T_data	ends					
	334 335	T_code	segment		'CODE'			
	336 337	assume	CS : T_ DS : T_					

8086/87/88/186 MACRO ASSEMBLER TAPE_IO_CONTROL_MODULE

16/06/86 PAGE 10

LOC OBJ

LINE SOURCE

338 339 ÷1 \$EJECT

```
SOURCE
LOC 18J
                         LIVE
                          340
                          341
                                  Procedure Select
                          342
                          343
                                  ; FUNCTION : Selects a unit and sets it's timing parameters.
                          344
                          345
                                  : INPUTS : Note all values in 200 nS increments.
                          346
                          347
                                                        : Count till command inactive from last data
                                          Stop_val
                                         MC_val
                          348
                                                        : Character clock divisor
                          349
                                          L6_val
                                                       : Count to detect a long gap
                          350
                                          S6_val
                                                         : Count to detect a short gap
                          351
                                          Start_norm_val : Count from motion start to first data
                                          Start_long_val : Count from motion start to first data with long gap
                          352
                          353
                                          Start_EOF_val : Count from motion start to first data for EOF mark
                          354
                                          Start_read_val : Count from motion start till first valid data possible
                          355
                                                            for read operation
                          356
                                         Unit
                                                         : Unit number
                          357
                                  ; CALLS : None.
                          358
                          359
                                 : OUTPUTS : None.
                          360
                          361
                          362
                                  ; DESTROYS : AX, DX, Flags.
                          363
                          364
                          365
                          366
                                  select_struc
                                               struc
                          367
0000
                          350
                                  sel_old_8P
                                                 dw
0002
                          369
                                  sel return
                                                 dd
9000
                          370
                                  Stop_val
                                                 du
0008
                          371
                                  MC_val
                                                 du
000A
                                  LG_val
                          372
                                                  du
000C
                          373
                                  S6_val
                                                 du
                                                         1
000E
                          374
                                                         7
                                  Start_norm_val dw
0010
                          375
                                  Start_long_val dw
0012
                                  Start_EOF_val
                          376
                                                 ₫¥
                                                         ?
0014
                          377
                                  Start_read_val dw
                                                         7
0016
                          378
                                  Unit
                                                         7
                          379
                          380
                                  select_struc ends
                          381
                          382
```

8086/87/88/186 MAC	RO ASSEMBLER	TAPE_IO_CONT	ROL_MODVLE		16/06/86 PAGE 13
LOC OBJ		SOURCE			
	383 384	public	Select		
0000	385 386	Select	proc	far	
	387 388				
0000 C8000000	389		enter	0, 0	
0004 1E	390		push	OS	
0005 B8	R 391		BOV	AX, T_data	
0008 8ED8	392		aov	OS, AX	¡Now we can get on with it
000A 81260B00C088	393		and	Error, not Change_bits	
0010 884606	394		#O.A	AX, CBPJ.Stop_val	Get the stop value
0013 A30100	395		DOV	Stop_norm, AX	and store it
0016 BA0808	396		BOV	DX, Master_c	iGet ready to set up the clock
0019 8B4608	397		20V	AX, CBPJ.MC_val	ings i small an age at the ciacu
OOIC EE	378		aut	DX, AL	First the 1sb
001D 8AC4	399		aov	AL, AH	1. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2.
OO1F EE	400		out	DX, AL	; then the asb
0020 BACA08	401		BOA	DX, L6_det	Now do the same for the LG counter
0023 8B460A	402		10V	AX, CBPJ.L6_val	Author and the Tome las the Es counter.
0026 EE	403		out	DX, AL	
0027 8AC4	404		#0V	AL, AH	
0029 EE	405		aut	DX, AL	
002A 8A0C08	406		#OY	DX, S6_det	:Now the SS counter
002D 88460C	407		aov	AX, [BP].S6_val	inda cue na caducei
0030 EE	408		eut	OX, AL	
0031 8AC4	409		mov	AL, AH	
0033 EE	410		out	DX, AL	
0034 BA1808	411		AOV	DX, Write_status	:Now get ready to set up the
VV01 0111000	412		mv r	ani mirre araras	; controller
0037 884616	413		20V	AX, [BP].Unit	Get the unit number
003A 250300	414		and	AX, Unit_sel_mask	and only the unit number
003D A20000	415		#07	Out_status, AL	Store that info
0040 EE	416		out	DX, AL	Tell the controller about it
0041 88460E	417		BOY	AX, [BP].Start_norm_val	7.511 5115 581151 21737 80000 01
0044 A30300	418		BOV	Start_norm, AX	
0047 884610	419		DOV	AX, CBP3.Start_long_val	
004A A30500	420		auv	Start_long, AX	
0040 8B4612	421		TOV	AX, CBP3.Start_EDF_val	
0050 A30700	422		#0 V	Start_EOF, AX	
0053 884614	423		BOV	AX, CBP1.Start_read_val	
0056 A30900	424		MOV	Start_read, AX	
1455 1145 146	425		24.4	asar sale and in	
	123				

8086/87/88/186 MACRO	ASSEMBLER	TAPE_IO_CONTROL	MODULE		16/06/86 PAGE 13
LOC OBJ	LINE	SOURCE			
0059 BA2808	426 427		40V	Ox, Write_cmd	Ok, now get the board back to normal
005C 800A	428		AOV	AL, Soard_reset	
005E EE	429		out	DX, AL	
005F 8002	430		nov	AL, Clear_write_status	Reset write status
0061 EE	431		out	DX, AL	
	432				
-0062 1F	433		202	05	That's all for now
0063 C9	434		leave		
0064 CA1200	435		ret	size select_struc -	6
	436				
	437	Select	endp		
	438				
	439				
		AFTEAT			

15

8086/87/88/186 MACRO AS	SEMBLER	TAPE_IO_CONTROL	MODULE		16/06/86 PAGE
LCC GSJ	1116	SOURCE			
0095 E81704	434		call	Cad_reset	
0098 3A3408 0098 EC	485 487	E_wait_loop:	nov	AL, DX	Take a look for end of tape Get it in
009C 3408 009E A80A 00A0 74F6	488 489 490		xor test iz	AL, mask EOT_in AL, mask EOT_in or mask E_wait_loop	(Flip the EOT bit ON_LINE_in
00A2 89401F 00A5 E2FE	491 492 493	E_delay_loop:	aov 100p	CX, Tape_settle_delay E_delay_loop	¡Now wait for tape motion to cease
00A7 81260B00F0EF	494 495		and		(Clean up the error flags
COAD 9A2808	496 497		aov	DX, Write_cmd	;Ok, now get the board back ; to normal
0080 800A 0082 EE	498 499		aov out	AL, Board_reset DX, AL	
0083 8002 0085 EE	500 501 502		mov out	AL, Clear_write_status DX, AL	;Reset write status
00B6 E8CD04	503 504		call	Clean_timers	
0089 1F 008A C9 008B CB	505 506 507 508		POP leave ret	05	
	509 510 +1	Erase_tape	endp		

8086	/87/88/186	MACRO ASSEMBLER	TAPE_IO_CONTRO	L_MODULE		·	
LOC	08J	- FIRE	SOURCE				
000B 00DC		554 555		POP	OS		
	CA0600	556 557 558		leave ret	51Z8	Write_struc - 5	
		559 560	Write_block	endp			
		561 +1	\$EJECT				

Page F-64

3	086	/87/88/186 MACRO	ASSEMBLER	TAPE_IO_CONTROL	TACOMFE		16/06/86	PAGE	20
		90.		SCURCE					
		B31D20 A10700	546 547 548		HOY HOY	BX, offset EDF_buf AX, Start_EDF	¡Set up for Set_start		
		E80803 E80004	649 650 651		call	Set_start Wr_prim	;Go do it ;Go do the write		
0	145	1F C9 C8	515 515 51		Pop leave ret	DS			
			655 656 657 658	Write_EOF	endp				
			859 +1	\$EJECT					

LOC CSJ	LINE SOURCE	Ε		
	703			: for error detection
0164 BACSFF	704	aov	DX, DMA_TO_reg	Get ready to set up the
V	705		24, 2002, 2143	i transfer count
0167 EF	706	aut	DX, AX	,
0158 BAD8FF	707	ROV	DX, DMA_T1_reg	¡Get ready to set up the
	708			transfer count
016B EF	709	out	OX, AX	
016C 881027	710	MOV	AX, 10000	Want to read 8192 chars at most
016F 8A0208	711	aov	DX, Event_c	;Get ready to set up the number
	712			; of blocks
0172 EE	713	out	DX, AL	
0173 8AC4	714	■CV	AL, AH	
0175 EE	715	out	DX, AL	
0176 A10900	716	POV	AX, Start_read	;Get ready to set up the start
	717			; counter
0179 E89E03	718	call	Set_start	•
017C 350000	719	NOV	AX, O	High part of the 10 port address
017F BAC2FF	720	mov	DX, DMA_SPHO_reg	Get ready to set up the
ATII GIIATII	721		544 Stat 74 114 7: 63	source high address
0182 EF	722	out	DX, AX	i sagrer urau magress
0183 BAD2FF	723	BOV	DX. DMA_SPH1_reg	;Get ready to set up the
AIDD DUATE	724	au V Y	and nim filter rea	source high address
0186 EF	725	out	DX, AX	i source uran maniers
0187 383808	726	#0V	AX, Read_data	The data port address
018A SACOFF	727	aov	DX, DMA_SPLO_reg	Get ready to set up the
ATOM SWOALL	728	avv	ny i nuu ar co rea	source low address
0180 EF	729	out	OX, AX	4 3001 CE 184 9501 E33
VIOU LI	730	uu t	ANA UR	
018E 383008	731	nov	AX, Read_aux	The data port address
0191 BADOFF	732	BOV	DX, DMA_SPL1_reg	idet ready to set up the
VIII DRUVII	733	39.7	and num-airt : ca	: source low address
0194 EF	734	out	DX, AX	i 2041 CE : 58 8441 522
0175 8CCO	735		AX, ES	¡Set up to calculate the DMA
V173 0VGV	735 736	90V	WY I ES	address
A407 20F7		200	SI, 3%	9 4401622
0197 8BF3	737	MOV		the west thee suit
0199 E80503	738	call	Cal_DMA	; So work them out
ALDE SACIET	739		DV DMA DDIA	thing the toward of the address
019C BAC4FF	740	¥OV	DX, DMA_DPLO_reg	First the low part of the address
019F EF	741	out	DX, AX	which and the birth and
01A0 8BC1	742	VOE	AX, CX	Now get the high part
01A2 BAC6FF	743	nov	DX, DMA_DPHO_reg	
01A5 EF	744	out	DX, AX	
	745			

8086/87/88/186 MACRO ASSEMBLER TAPE_IO_CONTROL_MCDULE

LOC 085		SOURCE			
01A6 3CD8	746 747		30 V	AX, 08	Now the same calculation for the local buffer
01A8 8B1300	748		aov	3%, offset Local_buf	,
01AB E8F302	749 750		Call	Cal_DMA	160 work them out
OTAE BADAFF	751		aov	DX, DMA_DPL1_reg	First the low part of the address
0181 EF	752		out	DX, AX	
0182 8BC1	753		āOV	AX, CX	¡Now get the high part
01B4 BADAFF	754		DOV	DX, DMA_DPH1_reg	ive Jee one nego jee
0187 EF	755		out	DX, AX	
****	755			KG ; 110	
01B8 BACAFF	757		30V	DX, OMA_CO_reg	Now set up the DMA control registers
0188 8846A2	758		aov	AX, ID_source	lune her ab ene him contrat redenter
018E EF	759		out	DX, AX	
OIBF BADAFF	760		AOR	DX, DMA_C1_reg	Also the other register
01C2 EF	761			DX; AX	iniso the other registe:
VIVA EF	762		out	VAT MA	
01C3 8A1808	763		2411	NY Maita status	Man and un the castnallan
			30V		:Now set up the controller :Retrieve the unit number atc
01C6 A00000	764		MOV	AL, Out_status	Justifieds the autt names, str
0109 0034	765		10	AL, Read_status_val	t and outside the securit
0108 EE	766		out	DX, AL	and output the result
01CC BA2808	767		NOV	DX, Write_cmd ;Set up	to give some commands
01CF E89803	768		call	Wait_for_rewind	.41
0102 3008	769		. DOA		¡Clear the reset condition
0104 EE	770		out	DX, AL	
0105 3001	771		NOV	AL, GO_cmd	100 it!
01D7 EE	772		out	DX, AL	
0108 E80402	773		call	Cad_reset	
0108 E8D502	774 775		call	Wait_for_end	
010E 81260800F0EF	776 777		and	Error, not New_err_bits	Get ready to set some new ; error codes
01E4 E86E03	778		call	Check_EOF	Was there an EOF detected?
01E7 7409	779			_	If I then yes
01E7 C7060D000000	780		įZ	Carry_on Data_1, O	ino characters read
01EF E9C000	781		aov		ing characters read
		Coone and	jap	Read_exit	11 /
01F2 BA3008 01F5 EC	782	Carry_on:	acv	DX, Read_aux	Look for some errors
. 40 - 1 - 0	783		10	AL, DX	ACMA
01F6 A810	784		test	AL, Over_run_mask	iOMA error?
01F8 7509	785		jne	Length_test	; If NE then not
01FA 810E0B000800	786		or .	Error, mask OMA_err	.P.: 1
0200 E9AF00	787		Jap	Read_exit	Fatal
	788				

8086/87/88/186 MACRO ASSEMBLER TAPE_ID_CONTROL_MODULE

LOC	03.5	LINE	SOURCE			
0203	9ACSFF	739	Length_test:	aov	DX, DMA_TO_reg	This should be 1 or greater
0206	-111	790	zenåtu"test.	in	AX, DX	itura aungen he : ni Atentei
	29060000	791		sub	Data_I, AX	:How many were transferred?
1 WAI	2:050000	792		200	AGEGTIA UV	tunn mant mere requireren:
1202	OBCO	793		0.8	AX, AX	(Cai the floor
	750F	794		01		Set the flags
	810E0B000400		1 1	inz	Length_ok	;If NZ then no problem
		795	Length_wrong:	01	Error, mask Length_err	
	C7060D000000	796		aov	Data_1, 0	
	E99400	797		jmp	Read_exit	
	8306000003	798	Length_ok:	add	Data_1, 3	¡Correct for the extra character
	880E0000	799 800		10 V	CX, Data_1	¡Get ready to convert and check ¡ the data
	EJE6	801		jexz	Length_wrong	
	ABDE	802		MOV	BX, SI	Recover BX
228	8E0000	803 804		10 V	SI, 0	[Initialize the array index
122F	C7060F000000	305		agy	CRC, O	¿Zero the check characters
	C70611000000	806		BOV	LRC, O	izero the check characters
Lut	01001100000	307		HU Y	thu, v	
23A	EBEF02	808 809	Check_loop:	call	Get_data	Fetch some data and convert it
270	88F8	810		10Y	DI, AX	Store AX for future reference
	80E40E	811	•	and	AH, State_mask	Set the state value
	80FC06	812			AH, State_J	Was there a gap in front of thi
	7419	813		(mp	CRC?	ilf EA then yes
	8BC7	814				Recover the data
	E8F102			10V	AX, DI	
-		815		call	Cal_cc	;Go calculate the check chars
	OACO	316		or	AL, AL	. 01 . 1 . 1
	7A03	817		ipe	Even_p	Check the parity
250	350001	818 819		10%	AX, Parity_mask	Now the parity bit should always be set
253	A90001	820	Even_p:	test	AX, Parity_mask	:Is it?
256	7506	821		jnz	Parity_ok	.=
	810E0B000100	822		00	Error, mask P_err	
	E2DA	823	Parity_ok:	loop	Check_loop	And go do the next one
	to do at 1.0	824 825		1006	50554 - 100F	lune an an the next one
240	A10F00	826	CRC?:	MOV	AX, CRC	Get the CRC
	350701	827	VIIV.	700	AX, CRC_final	Generate the final CRC
F111	0301VI	828		YUI	uvi pur'iligi	•
211	OFFEA!				AV PU D	Should a CRC have been written?
	25FF01	829		and	AX, CH_9	Discard the junk
	7418	830		įZ	LRC_check	
200	FF0E0D00	831		dec	Data_!	Correct Length for the CRC

endp

873

874 +1 \$EJECT

Read block

8086/87/88/186 MACRO ASSE	EXBLER	TAPE_IO_CONTROL	MODULE		16/06/86 PAGE 27
LOC OBJ		SOURCE			
02EC 8130	918		nov	CL, Space_fwd_val	Assume forward
02EE 7904	719		jns	Forward	Space reverse or forward?
VALL IIVT	920		3112	1 01 941 0	infact reverse or invanta.
02F0 F7D8	921		neg	AX	;Get a positive count
02F2 B120	922		WGA	CL, Space_rev_val	Store the output code
02F4 48	923	Forward:	dec	AX	(Space of one block is a
V21 T TQ	924	1 01 801 4	966	na .	special case
02F5 750C	925		jnz	8lock_mode	, 2,00241 5420
02F7 B81027	926		nov	AX, 10000	:Max number of characters
02FA 80C904	927		or	CL, Count_chars	Set up for one block
02FD BFFF00	928		∄0∨	DI, True	Remember this mode
0300 EB0990	929		imp	Start_space	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
0303 800908	930	Block_mode:	or	CL, Count_blocks	Set up to count blocks
0306 8F0000	931	B.1441 34445.	aov	DI, False	Remember this mode
0309 8BF0	932		BOV	SI, AX	and remember the count
030B 8A0208	933	Start_space:	207	DX, Event_c	Get ready to set the
	934				number of blocks
030E EE	935		out	DX, AL	
030F 8AC4	936		mov	AL, AH	
0311 EE	937		out	DX, AL	
0312 A10900	938		BOY	AX, Start_read	;Get ready to set up the
	939				; start/stop values
0315 E80202	940		call	Set_start	
0318 8A1808	941		MOV	DX, Write_status	:Get ready to set status
031B 8AC1	942		aov	AL, CL	;Get the status value back
0310 0A060000	943		10	AL, Out_status	;Add the unit number
0321 EE	944		out	DX, AL	
0322 E84502	945		call	Wait_for_rewind	
0325 BA2808	946		aov	DX, Write_cmd	;Now the commands
0328 8008	947		104	AL, Clear_board_reset	
OJZA EE	948		out	DX, AL	
0328 8001	949		30V	AL, Go_cmd	
0320 EE	950		out	DX, AL	
032E E87E01	951		call	Cmd_reset	
0331 81260B00F0EF	952		and	Error, not New_err_bits ;60	
	953				error codes
0337 E87901	954		call	Wait_for_end	
033A E81802	955		call	Check_EOF	
	956				
0330 88160000	957		DOV	DX, Data_I	(Assume no need to calculate
	958				
0341 7409	759		įz	No_space_EOF	.0.1.11. 71
0343 OBD2	940		90	DX, DX	;Set the flags

8086/87/88/186	MACRO ASSEMBLER	TAPE_IO_CONTROL_	MODULE		16/06/86 PAGE 2
LCC DBJ	LINE	SOURCE			
0345 7904	761		ins	One_less_spaca	
0347 42	962		inc	DX Disc1633 340ce	
0348 EB0290	763				
			jap	No_space_EOF	
0348 4A	964 965	One_less_space:	450	OX	
034C 89160D00	966	No_space_EOF:	DOV	Data_I, DX	
0350 81FFFF00	967	un"skacc"rai .	Chp	DI, True	;Is there a need?
0354 7427	968			Ret_space_count	IF E then no
V037 1721	969		9	ver share roome	itt c cuen no
0356 3A0608	970		aov	DX, Tar_O_catr1	¡Set up to see how
טיטיאט טבטי	971		HUT	DAY IMI_V_CHCI I	aany were spaced
0359 8004	972		2011	Al Dand back and	Set the counter for
0327 5064	973		BOV	AL, Read_back_cmd .	; read back mode
035B EE	974		out	DX, AL	i 1650 back mode
035C BA0208	975		307	DX, Event_c	
035F EC	976		in	AL, DX	:Was the counter loaded?
0360 A840	977		test		imas the founter inducer:
0362 7508	978			AL, mask Null_count	
A207 13A9	979		jnz	Not_loaded	
0364 EC	980		in	AL, DX	iGet the Isb
0365 8AC8	781		mGV	CL, AL	Save it
0367 EC	982		in	AL, DX	Get the msb
0368 8AE0	783		MOA	AH, AL	your the man
036A 8AC1	784		MOV	AL, CL	:Now it's in AX
036C E80390	785		jap	Check_sign	inna Ir 2 III uv
0300 E00370	785 986		1 min	CHECK STAN	
036F 8BC6	987	Not_loaded:	aov	AX, SI	
0301 0000	76; 988	MAT : NEGET .	MUA	uvi at	
0371 8B150D00	989	Check_sign:	10V	OX, Oata_I	(Get the original
0375 0802	990	011664 37411.	10	DX; DX	Set the flags
0377 7902	991		ins	Positive	(Was this forward?
0379 F7D8	992		-	AX	;No, change sign
0378 2BD0	993	Dacitivat	neg		;Calculate actual value
0370 2800	773 994	Positive:	sub	DX, AX	inairdiate arriar Agine
		Ret_space_count		weed at Frenky by	effeture the walne
0370 268917	995 996		acv	word ptr ES:CBX], DX	Return the value
0380 BA2808	997	Cosco suit:	3011	DX, Write_cmd	Ok, now get the board back
V30V 9M20V0	998	Space_exit:	∌0V	UN; WILLE_LEU	to normal
0383 800A	999		aov	AL, Board_reset	i co noimei
0385 EE	1000		out	DX, AL	
	1001			AL, Clear_write_status	Quest units status
0386 8002			#OV		ineser mires proffes
0388 EE	1002		out	DX, AL	
	1003				

3086/87/88/186 MACRO ASSEMBLER	TAPE_IO_CONTROL_MODULE		16/06/86 PAGE 29
LOC OBJ LINE	SOURCE		
0389 E8FA01 1004 1005	call C	lean_timers	
038C 1F 1006 038D C9 1007 038E CA0400 1008	pop Di leave : ret s:	S ize Space_struc - 6	
1010 1011 +	Space endp 1 \$EJECT		

32

1147

1148 +1 \$EJECT

```
LOC OBJ
                                 SOURCE
                        LINE
                        1149
                        1150
                                 :Procedure Diag
                        1151
                        1152
                                 ; FUNCTION : Obtains diagnostics information from stored data.
                        1153
                        1154
                               ; INPUTS :
                        1155
                                        State_addr : Address of the state of the controller at the time
                        1156
                        1157
                                                         that the selected data was read.
                        1158
                                                        : Address of the correct/incorrect parity flag
                                         Par_err_addr
                                                        : Index into the data buffer
                        1159
                                         Index
                                         Diag_buf_addr : Start address of the data buffer
                        1160
                        1161
                                 ; CALLS : None.
                        1162
                        1163
                        1164
                                 ; OUTPUTS : State and error flag into the above addresses
                        1165
                        1166
                                 ; DESTROYS : AX, BX, SI, ES, Flags.
                        1167
                        1168
                        1169
                        1170
                                 Diag_struc
                                               struc
                        1171
0000
                        1172
                                 diag_old_8P
                                              du
0002
                        1173
                                 diag_return
                                               dd
                                                        7
0006
                        1174
                                 State_addr
                                                dd
000A
                        1175
                                 Par_err_addr
                                                dd
3000E
                        1176
                                                        7
                                 Index
                                                du
0010
                        1177
                                 Diag_buf_addr
                                                dd
                        1178
                        1179
                                 Diag_struc
                                                ends
                        1180
                        1181
                        1182
                                 public
                                                Diag
                        1183
0440
                        1184
                                 Diag
                                                proc
                                                        far
                        1185
                        1186
0440 C8000000
                        1187
                                                enter
                                                        0. 0
0444 1E
                        1188
                                                push
                                                        05
0445 88----
                        1189
                                                        AX, T_data
                                                BOY
0448 8ED8
                        1190
                                                        DS, AX
                                                BOV
                        1191
```

8086/87/88/186 MACRO ASSEMBLER	TAPE_IO_CONTROL_MODULE	16/06/86 PAGE 35
LOC OBJ LINE	SOURCE	
044A 8B760E 1192	aov	SI, CBPI.Index ;Get the index into the data
044D C45E10 1193 1194	les	BX, [BP].Diag_buf_addr ;Get the buffer address
0450 268A00 1195	aov	AL, byte ptr ES:[BX][SI];Now to check parity
0453 8A6413 1196	DOV	AH, Local_buf[SI]
0456 C45E0A 1197	les	BX, [BP].Par_err_addr ;Where the error info goes
0459 26C60700 1198	mov	byte ptr ES:[BX], False ;Assume no error
0450 0AC0 1199 1200	10	AL, AL ;Set the flags
045F 7803 1201		Diag_odd_p
0461 350001 1202 1203	70%	AX, Parity_mask ; Now the parity bit should ; be 0
0464 A90001 1204	Diag_odd_p: tast	AX, Parity_mask Is it?
0467 7404 1205	12	Diag_p_ok ; If Z then ok
0469 26C607FF 1206 1207	acv	byte ptr ES:[BX], True ;Signal parity error
0460 C45E06 1208	Diag_p_ok: les	BX, CBP1.State_addr ;Where the state value goes
0470 8AC4 1209	aov	AL, AH Get the state info to AL
0472 250E00 1210	and	AX, State_mask :Get rid of any junk
0475 D1F8 1211 1212	sar	AX, 1 Get the state into the lowest three bits
0477 268907 1213 1214	aov	word ptr ES:[BX], AX ;Store the state value
047A 1F 1215	pop	OS
047B C9 1216	leave	Ok, that's it
047C CA0E00 1217 1218	ret	size Diag_struc - 6
1219 1220	Diag endp	
1221	+1 \$EJECT	

8086/87/88/186 MACRO ASS	SEMBLER	TAPE_IO_CONTROI	L_MODULE		16/06/86 PAGE			
LOC C8J	LINE	SOURCE						
	1222							
	1223	Procedure Of	fline					
	1224	1	-					
	1225	: FUNCTION :	Sets the	selected unit off-line.				
	1226		2012 1116	22102000 01101 011 12110				
	1227	: INPUTS : No	no.					
	1228	1 141010 - 110	11. 1					
	1229	; CALLS : Cad	reset.					
	1230	1 411550 - 484	-163671					
	1231	; OUTPUTS : N	nna					
	1232	1 animin - manes						
	1233							
	1234		naj vaj i	10921				
	1235	1						
	1236	,						
	1237	public	Off_li	n.a				
	1238	Adnite	011_11	ne				
047F	1239	Off_line	2019	far				
VTII	1240	Oli-ilie	PI UL	191				
	1241							
047F 8A2808	1242		aov	DX, Write_cad	Get ready to give the command			
0482 8007	1243		MOV	AL, Off_line_cmd	fact ican's to dire the command			
0484 EE	1244		out	DX, AL	; and give it			
0485 E82700	1245		call	Cmd_reset	Now reset that line			
AIRS FREIAA	1246		2011	AMA", ESEF	inna 1 Pape Flight 1 THP			
0488 CB	1247		ret		Thats it!			
VTQQ VU	1248		161		jinuta 11.			
	1249	Off_line	endp					
	1250 +1	#EJECT	rudi					

8086/87/88/186 MA	CRO ASSEMBLER	TAPE_IO_CONTRO	L_MODULE			16/06/86	PAGE :	
. LOC 08J	1115	BOURCE						
	1251							
	1252	Procedure Re	wind tape					
	1253	*						
	1254	: SUNCTION :	Rewinds !	he selected tape.				
	1255	1		ine acreated super				
	1256	INPUTS : No	ne.					
	1257	1						
	1258	; CALLS : Cad	reset.					
	1259	1						
	1260	; OUTPUTS : N	one.					
	1261	1						
	1262	; DESTROYS : AX, DX, Flags.						
	1263			•				
	1264	1						
	1265							
	1266	public	Revind	tape				
	1267							
0489	1268	Rewind_tape	proc	far				
	1269							
	1270							
0489 BA2808	1271		DOA	DX, Write_cmd	Get ready t	o give the comm	and	
048C B005	1272		agv	AL, Rewind_cad				
048E EE	1273		out	DX, AL	; and give i	t		
048F E81000	1274		call	Cmd_reset	Now reset t	hat line		
	1275							
0492 CB	1276		ret		;Thats it!			
	1277							
	1278 1279	Rewind_tape	endp					
	1280 41	#E IECT						

8086/87/88/186 MACRO	ASSEMBLER	TAPE_IO_CONTROL	MOOULE		16/06/86 PAGE
LOC 08J	LINE	SOURCE			
	1281				
	1282	Procedure Set	RTH_hig	h	
	1283	*			
	1284	; FUNCTION : S	ets the	read threshold high.	
	1285	•			
	1286	; INPUTS : Non	e.		
	1287	1		4	
	1288	; CALLS : None			
	1289	8			
	1290	; OUTPUTS : No	ne.		
	1291	*			
	1292	; DESTROYS : A	X, DX, F	lags.	
	1293	*			
	1294	•			
	1295				
	1296	public	Set_RT	H_high	
	1297				
0493	1298	Set_RTH_high	2019	far	
	1299				
	1300				· ·
0493 3A2808	1301		BOV	DX, Write_cad	;Get ready to give the command
0496 8009	1302		BOV	AL, RTH_high_cmd	
0498 EE	1303		out	DX, AL	; and give it
	1304				
0499 CB	1305		ret .		;Thats it!
	1306				
	1307	Set_RTH_high	endp		
	1308 +1				

8086/87/88/186 MAC	RO ASSEMBLER	TAPE_IO_CONTROL	_MCDULE		16/06/86 PAGE 3				
LOC 08J	LINE	SOURCE							
	1309								
	1310	Procedure Set	ATH low						
	1311	1							
	1312	: FUNCTION : 9	ets the	read threshold low.					
	1313	1							
	1314	: INPUTS : Nor	e.						
	1315								
	1316	: CALLS : None							
	1317	•							
	1318	; OUTPUTS : None.							
	1319								
	1320	; DESTROYS : AX, DX, Flags.							
	1321	*							
	1322	i							
	1323								
	1324	public	Set_RT	'H_low					
1000	1325								
049A	1326	Set_RTH_low	proc	far					
	1327								
	1328								
049A BA2808	1329		BOV	DX, Write_cmd	;Set ready to give the command				
049D B008	1330		#0Y	AL, RTH_low_cmd					
049F EE	1331		out	. DX, AL	and give it				
0440 00	1332		1		• Th -1 - 211				
04A0 C8	1333 -		ret		¡Thats it!				
	1334	C-4 0711 1							
	1335	Set_RTH_low	andp						

8086/87/88/186 MACRO ASSEMBLER TAPE_IO_CONTROL_MODULE

1374

1375 +1 SEJECT

8086/87/88/186 MA	CRO ASSEMBLER	TAPE_IO_CONTRO	IL_MODVLE		•	16/06/86	PAGE
LOC OBJ	· LIME	SOURCE					
	1376				*		
	1377	Procedure Co	id reset				
	1378						
	1379	: FUNCTION :	Resets th	e command bit sp	ecified in AX.		
	1380	8					
	1381	: INPUTS : A	: Comman	d bit address an	d value.		
	1382			s of the command			
	1383	1					
	1384	CALLS : No	ē,				
	1385	1					
	1386	; OUTPUTS : ?	lone.				
	1387	1					
	1388	: DESTROYS :	Al, Flags				
	1389	1					
	1390	9					
04AF	1391	Pad seed					
V an r	1392 1393	Cad_reset	blac	near			
04AF 3401	1373		70%	AL, 1	Flip bit 0 (t	ha dain sitt	
04B1 EE	1375		out	DX, AL	and output i		
0482 C3	1396		ret	AN INC	i ana nathar r	·	
	1397		166				
	1398	Cad_reset	endp				
	1399		-114				
	4400 44	#ETECT					

8086/87/88/186 MACRO ASSEMBLER

808	6/87/88/186 MACRO	ASSEMBLER	TAPE_IO_CONTROL	MODULE		16/06/86 PAGE 43
LOC	683	LINE	SOURCE			
04EF	F EE	1444		out	DX, AL	
	0 8A0A08 3 EC	1446 1447		mov in	DX, LG_det AL, DX	ibet the counter status
04F	4 A880 6 7503	1448 1449		test	AL, mask Output No_gap	(If output is one then no gap
04F	8 89FFFF 8 E2C7	1450 1451	No_gap:	MOV 100P	CX, OFFFFh Wait_loop	ilf a gap then reset the time out
	0 810E0B000010	1452	un-Agh.			all on out how then him out
		1453 1454		or	Error, mask Time_err	:If we get here then time out
0508	3 BACAFF 6 888416 9 EF	1455 1456	End_det:	VOE	DX, DMA_CO_reg AX, Stop_DMA	Now stop the DMA
050/	A BADAFF D EF	1457 1458 1459		out mov	DX, AX DX, DMA_C1_reg DX, AX	;Also the other register
	E BA2008	1460				
0511	1 B000 3 EE	1461 1462 1463		mov mov out	DX, Write_aux AL, Nothing_en DX, AL	Ensure no write strobes
	89401F	1464 1465				*May vail for tank mating to
	7 E2FE	1466 1467	Delay_Toop:	loop	Delay_loop	Now wait for tape motion to cease
0519	9 C3	1468		ret		
		1470 1471 +1	Wait_for_end	endp		

3086/87/38/186 MAC	RO ASSEMBLER	TAPE_IO_CONTRO	L_MODULE			16/06/86	PAGE	# # 1
TOC 031	LINE	SOURCE						
	1472							
	1473	Procedure Se	t start					
	1474	1	-					
	1475	FUNCTION :	The value	s of the start	and stop counters are set	49.		
	1475	*						
	1477	: INPUTS : A	: Start	count value.				
	1478	1						
	1479	: CALLS : Not	18.					
	1480	9						
•	1481	; CUTPUTS : !	lone.					
	1482	a 1						
	1483	; DESTROYS :	AX, DX, F	lags.				
	1484	8						
	1485	1						
	1486							
2518	1487	Set_start	proc	near				
	1488							
051A 8A0008	1489		20V	OX, Start_c	;Start counter	address		
0510 EE	1490		out	DX, AL				
051E 8AC4	1471		MOV	AL, AH				
0520 EE	1492		out	DX, AL	AM 11 1	1		
0521 3A0408	1493		aov	DX, Stop_c	Now the stap (
0524 A10100	1494		#6 V	AX, Stop_nora	;Always the san	19		
0527 EE	1495		aut	DX: AL				
0528 8AC4	1496		90A	AL, AH				
052A EE	1497		out	DX, AL				
0000 AT	1498		4					
0528 C3	1499		ret					
	1500	Cat sinni	anda					
	1501 1502	Set_start	endp					
	1503 +1	#E IEST						
	1303 11	4C3C21						

1537 +1 \$EJECT

8086/87/88/186 MACRO ASSEMBLER TAPE_IO_CONTROL_MODULE

16/06/86 PAGE 46

16/06/86 PAGE 47

1603 +1 \$EJECT

1634

1635 +1 \$EJECT

Wait_for_rewind endp

LOC 08J LINE SOURCE 1636 ;	
1637 ;Procedure Clean_dma 1638 ;	
1637 ;Procedure Clean_dma 1638 ;	
1636	
1639 : FUNCTION : Resets all DMA request lines on the controller cards.	
1640	
1641 : INPUTS : None.	
1642	
1643 ; CALLS : None.	
1644	
1645 ; OUTPUTS : Mone.	
1646	
1647 ; DESTROYS : AX, DX, Flags.	
1648	
1649	
1650	
0575 1651 Clean_dma proc near	
1652	
0575 3A1008 1653 mov DX, Write_data	
0578 EE 1654 out DX, AL	
0579 8A2008 1655 aov 0X, Write_aux	
057C EE 1656 out DX, AL	
057D 8A3808 1657 aov DX, Read_data	
0580 EC 1658 in AL, DX	
0581 3A3008 1659 mov DX, Read_aux	
0584 EC 1660 in AL, DX	
1661	
0585 C3 1662 ret	
1663	
1664 Clean_dma endp 1665 +1 \$EJECT	

endp

1773

1774

Fill

1775 +1 \$EJECT

TAPE_IO_CONTROL_MODULE

3084/87/88/186 MACRO ASSEMBLER

16/06/86 PAGE 53

8086/87/88/186 MACRO ASSEMBLER TAPE_IO_CONTROL_MODULE

16/06/86 PAGE 54

LOC OBJ	LINE	SOURCE		
0628 38100	1819	¥0V	AX, Write_data	The data port address
0628 BAC4F		BOV	DX, DMA_DPLO_reg	
062E EF	1822 1823	out	DX, AX	. 4636110613011 104 0441633
062F 88200		10V	AX, Write_aux	The data port address
0632 BA04F		#0V	DX, DMA_DPL1_reg	
0635 EF	1827	out	DX, AX	
0636 8CCO	1828 1829	YOE	AX, ES	Set up to calculate the DMA address
0638 8BF3	1830	30V	SI. BX	`
063A E864F		call	Cal_DMA	;Go work them out
063D BACOF	F 1833	BOA	DX, DMA_SPLO_reg	First the low part of the address
0640 EF	1834	aut	DX, AX	
0641 8BC1	1835	#0 V	AX, CX	¡Now get the high part
0643 BAC2F		MOV	DX, DMA_SPHO_reg	
0646 EF	1837 1838	out	DX, AX	
0647 8CD8	1839 1840	30V	AX, DS	;Now the same calculation for ; the local buffer
0649 8B130	0 1841	30V	BX, offset Local	_buf
064C E852F	1842 1843	call	Cal_DMA	;Go work them out
064F BADOF	1844	30 4	DX, DMA_SPL1_reg	First the low part of the address
0652 EF	1845	out	DX, AX	
0653 8BC1	1846	#0V	AX, CX	Now get the high part
0655 BAD2F		BOY	DX, DMA_SPH1_reg	
0658 EF	1848 1849	out	DX, AX	
0659 BACAF		#0V	DX, OMA_CO_reg	;Now set up the OMA control registers
065C B8861		BOV	AX, IO_dest	
OASF EF	1852	out	DX, AX	
0660 BADAF		TOV	DX, DMA_C1_reg	¡Also the other register
0663 EF	1854 1855	out	DX, AX	
0664 BA180		BOY	DX, Write_status	
0667 A0000		#OA	AL, Out_status	
066A 0C10	1858	10	AL, Write_status	-
044C EE	1859	out	DX, AL	; and output the result
	1860			
066D BA200	8 1861	DOV	DX, Write_aux	

LOC	nai	LINE	SOURCE			
	3000	1852		AOV		Ensure no write strobes
0672		1863		out	OX; AL	
0673	BA2808	1864		904	DX, Write_cad ;Set up	to give some commands
0676	E8F1FE	1865		call	Wait_for_rewind	
0679	8008	1866		TOV	AL, Clear_board_reset	(Clear the reset condition
0678		1867		out	DX, AL	
	8003	1868		20 Y		¡Set up to write
067E		1869		out	DX, AL	
	8001	1870		aov	AL, GO_cmd	:Do it!
0681		1871		out	DX, AL	144
	E82AFE	1872			Cad_reset	
	E828FE	1873		call	Wait_for_end	,
COUV	LULUI L	1874		Call	warr in cun	
A/ 00	SACIABANENEE				Same and Man and bits	*Cai aaadu ta aat aaaa aau
V000	81260B00F0EF	1875		and	crror; not new_err_Dits	Get ready to set some new
		1876				; error codes
	217444	1877			5 V 5 A	
	8A3008	1878		DOV		¡Take a look at the controller
0691		1879	,	in	AL, DX	
	A810	1880		test		¡Was there a DMA error?
	7506	1881		ine	Not_write_err	
0696	810E08000800	1882		10	Error, mask DMA_err	
		1833				
069C	81260B000FFF	1884	Not_write_err:	and	Error, not mask EOF	Clear the EOF bit
06A2	BA2808	1885		30V	DX: Write_cmd	Ok, now get the board back
		1886				to normal
06A5	B00A	1887		30V	AL, Board_reset	
06A7	EE	1888		out	DX, AL	
	8002	1889		BOY	AL, Clear_write_status	:Reset write status
06AA		1890		out	OX, AL	1,1000
voimi		1871		046	211 116	
AAAQ	E8D8FE	1892		call	Clean_timers	
ABUD	LUVUTL	1893		Call	Glean Craels	
		1874				
ALAF	67					aTheatte :4
OGAE	63	1895		ret		¡That's it
		1896				
		1897		,		
		1898	Wr_prim	endp		
		1899				
		1900	-			
		1901	T_cade	ends		
		1902		end		

ASSEMBLY COMPLETE, NO ERRORS FOUND

LOC OBJ

04/29/86 PAGE 1

SERIES-III 8086/87/88/186 MACRO ASSEMBLER V2.0 ASSEMBLY OF MODULE COMMS_MODULE OBJECT MODULE PLACED IN :F3:AOMCOM.OBJ ASSEMBLER INVOKED BY: ASM86.86 :F3:AOMCOM.ASM

LINE SOURCE 1 +1 \$0EBU6 2 +1 SGENONLY 3 +1 \$TYPE 4 +1 \$PAGELENGTH(48) 5 +1 \$MOD186 ò 7 (E) 9 MODULE FUNCTION : 10 11 ¡This module is the data link between the tape controller system and the 12 ; host computer. Communication is via a frame structured protocol. 13 ; NOTE : This module also contains the procedure to set the terminal band 14 15 caip. 16 17 18 19 Written : A.D.McGuffog 7 October 1985. 20 21 22 23 Language : Intel ASM 86. 24 25 26 27 Other Software Required : Designed to run with Intel Pascal-86 VJ 28 29 70 31 Hardware required : 80188 CPU card with an 8251A installed as USARTO. 32 Serial link starts at 9600 baud 8 bits , no parity. 33 34 35 36 +1 : Restrictions: Baud rate generation is accurate only to 2.4% at 37 9600 baud. 38

LOC 683

LINE SOURCE

> 40 41

> 42 43

> 44

45

46

47

48 19

50 51

52 53

54 55

56 57

58

59

60

61 62

63 64

65

66 67 58

69 70

71 72

Module description :

This module provides the data link between the controller and the host a computer. This data link is a serial RS232 line, normally operating at : 9600 baud. This module is controlled by the next layer of software via ; Pascal compatible procedure cals. Procedures are provided to do the : following :

- 1. Initialize the data link.
- 2. Set the baud rates of both the data link and the terminal.
 - J. Transmit a frame.
 - 4. Receive a frame.
 - 5. Set up a timeout.

; All communication from this module to higher levels are done via software ; interrupts. Note that these transfer no data. Data is transferred when the a next software layer executes a procedure call in response to the interrupt. : The following interrupts are used :

- 1. Frame received interrupt. (int 100)
- 2. Timeout interrupt. (int 101)

: The software is driven by three hardware interrupts:

- 1. Received character (int 13).
- 2. Transmit buffer empty(int 12).
- 3. Timer tick(int 19).

; Data protocol : The link makes use of a frame protocol of the PAR-(Positive ; Acknowledgement with Retransmission) type, All frames have CRC's for arror ; detection.

; Frame Formats : Three valid frames exist, two of which carry data, and two ; acknowledgement information. These are :

74 75

73

76

77 78 79

80

LCC OBJ	LINE	GOURCE
	82	a e
	.93	1. Data frames. These contain data, and the terminating character
	84	indicates whether further data is to be sent. e.i. further frames
	85	are still to be received before the command block is complete.
	86	
	87	2. Ack frames. Acknowledgement of the frame indicated by the frame
	88	number field.
	89	1
	90	3. Nak frames. As for Ack frames only error in the indicated frame.
	91	
	92	:The format for all frames is the same :
	93	1 1
	94	I DLE
	95	First character (DATA, ACK, NAK)
	96	Frame number (0, 1)
	97	Data (for start and end frames only)
	98	s .
	99	
	100	
	101	DLE
	102	Terminating character (END, CONT)
	103	CRC (low byte)
	104	CRC (high byte)
	105	i ove untal place.
	106	NOTE : Data may be of any length, and makes use of character stuffing of
	107	DLE characters.
	108	i Arc cuquerca.
	109	The CRC is CCITT-16 standard.
	110	i ille our 12 rottil_10 atquatio.
	111	1
	112	
	113	
	114 +1	\$EJECT

LOC 983	LINE	SOURCE			
	115	8 9:			
	116 +1	\$INCLUDE(:F3:A0	MOEF.ASP	Approved	
=1	117	*			
=4	118	1			
=1	119	1			
=1	120	•			
=1	121				
=1	122	8			
=1	123	:			
C MACRO =1	124	codemacro reset			
# =1	125	db	0FAh		
=1	126	db	0EAh		
=1	127	d¥	0h		
=1	128	₫₩	OFFFFh	-	
=1	129	enda	ALLLIN		
=1	130	CHAR			
=1	131	· Man the sensi	ne fan l	ka an shin tinans ?	
-1	132	i was the educt	es for (the on_chip timers:	
FF00 =1		One have		AFFAAL	10id I 11- 3A438
	133	Per_base	SdA	OFF00h	:Base address of the 80188
=1	134	CHTA		0 1 1 AEAL	; peripheral control block
FF50 =1	135	CNTO_reg	equ	Per_base + 050h	:The three count registers :
FF52 =1	136	MCNTOA_reg	990	Per_base + 052h	
FF54 =1.	137	MCNTOB_reg	equ	Per_base + 054h	
FF56 =1	138	TMROCNTR_reg	equ	Per_base + 056h	
FF58 · =1	139	CNT1_reg	equ	Per_base + 056h	
FF5A =1	140	MCNT1A_reg	840	Per_base + 05Ah	
FF50 =1	141	MCNT1B_reg	\$40	Per_base + 05Ch	•
FF5E =1	142	TMR1CNTR_reg	640	Per_base + 05Eh	
FF60 =1	143	CNT2_reg	equ	Per_base + 060h	
FF62 =1	144	MCNT2A_reg	240	Per_base + 062h	
FF66 =1	145	TMR2CNTR_reg	equ	Per_base + Oboh	
=1	146				
=1	147	:Now the memory	chip se	elect registers	
=1	146				
FFA0 =1		UMCS_reg	equ	Per_base + OAOh	*Upper select
FFA2 =1	150	LMCS_reg	equ	Per_base + OA2h	Lower select
FF44 =1	151	PACS_neg	equ	Per_base + 0A4h	¡Peripheral select
FFA6 =1	152	MM05_189	848	Per_base - OA6h	iMemory select
FFA8 =1	153	MPCS_reg	293	Gar_base + OASh	
. =	154				
FFCA =1	155	DMA_CO_reg	290	per_base - OCAh	FOMA corozal registers
FFDA =1	156	DMA_C1_reg	equ	Per_base + ODAh	•
FFC8 =1	157	OMA_TO_reg	equ	Per_base + OC8h	10MA transfer count registers

8086/87/88/186 8	ACRO ASSEMB	BLER	COMMS_MODULE				04/29/86 PAGE
LOC OBJ		.INE	SOURCE		- 4		
FFD8	=1	158	DMA_T1_reg	848	Per_base + 008h		
FFC6		159	DMA_DPHO_reg	equ	Per_base + OC6h		:DMA destination high and low
FFD6		160	DMA_DPH1_reg	equ	Per_base + 006h		in and an in a contract to the
FFC4		161	DMA_DPLO_reg	edn	Per_base + OC4h		
FFD4		162	DMA_DPL1_reg	equ	Per_base + OD4h		
FFC2		163	DMA_SPHO_reg	640	Per_base + OC2h		;DMA source high and low
FFD2		164	OMA_SPH1_reg	Sdn	Per_base + 002h		iniu source uran and ina
FFC0		165	DMA_SPLO_reg		Per_base + OCOh		
FF00		166		646			
7770		167	OMA_SPL1_reg	6411	Per_base + 000h		
,			· Man ika iaka	anuni -			
		168	i wan rus rucs	rrupt c	control registers :		
FF22		169 170	INT_EOI_reg	equ	Per_base + 022h		End of interrupt register
EEGA	-4	171	INT ON		Dan hasa i A28h		*Dall sasistas
FF24		171	INT_POL_reg	6411	Per_base + 024h		Poll register
FF26		172	INT_PST_reg	641	Per_base + 026h		Mark and akan
FF28		173	INT_MSK_reg	5411	Per_base + 028h		;Mask register
FF2A		174	INT_PRM_reg	edil	Per_base + O2Ah		Priority register
FF2C		175	INT_ISR_reg	644	Per_base + 02Ch		In service register
FF2E		176	INT_REQ_reg	5 d ft	Per_base + 02Eh		Request register
FF30		177	INT_STS_reg	641	Per_base + 030h		Status
FF32		178	INT_TMC_reg	equ	Per_base + 032h		Timer interrupt
FF34		179	INT_DMAO_reg	6 d fi	Per_base + 034h		IDMA interrupts
FF36		180	INT_DMA1_reg	sdn	Per_base + 036h		
FF38		181	INT_INTO_reg	641	Per_base + 038h		External interrupts
FF3A		182	INT_INT1_reg	equ	Per_base + OJAh	•	
FF3C		183	INT_INT2_reg	Pqu	Per_base + 03Ch		
FF3E	=1	184	INT_INT3_reg	equ	Per_base + 03Eh		
	=1	185					
	=1	186					
FE3F	=1	187	UMCS_val	equ	0FE3Fh		¡Values for the memory registers
3FFB	=1	186	LMCS_val	equ	03FFBh		4 by 2764s, 512k ram,
007F	=1	139	PACS_val	equ	0007Fh		; 3 wait states + ext, peripheral
F9FF	=1	190	MMCS_val	equ	OF9FFh		select block in IO space,
843F		191	MPCS_val	equ	0843Fh		; J IO wait states + ext.
		192		- 1-			
8000		193	NS_eoi	equ	10000000000000000		:Non specific end of interrupt
		194	-	- 1-			,
0005		195	MaxcountOa	equ	5		;Count values for default 9600
0005		176	MaxcountOb	640	5		i baud serial lines
0005		197	Maxcountia	equ	5		1
0005		178	Maxcountib	640	5		
0003		199	TMR_baud_contr		equ 11000000000	ΛΛΛΛΙ	131

8085/87/88/185 MACRO	ASSEMBLER	COMMS_MODULE					04/29/86 PAGE 8
FOC OSI	LINE	SDURCE					
0005	284	Baud_96_b	6411	5			
000A	285	Baud_48_a		10			
000A	286		sán	10			
		Baud_48_b	990				
0014	287	Baud_24_a	5dn	20			
0014	288	Baud_24_b	PPU	20			
0028	289	Baud_12_a	641	10			
0028	290	Baud_12_b	5411	40			
004F	291	Baud_6_a	equ	79			
004F	292	Baud_6_b	6 d ft	79			
009E	293	Baud_3_a	241	158			
009E	294	Baud_3_b	990	158			
0139	295	Baud_15_a	equ	313			
0139	296	Baud_15_b	equ	313			
01AC	297	Baud_11_a	equ	428			
OIAC	298	Baud_11_b	equ	428			
V 2/114	299	:	6 10	120			
	300	1					
#	301	Status_flags	aarand	Qui amature 5	anna 14	TY hasytt.	F_ready:1, AX_busy:1
7	302		ischia	onl cmbri.14 c	1101.11	14_0037:14	1 : 5801 . 14 WV DOS1 . 1
		8					
	303						
	304						
	305						
	306	Now for some	data:				
	307						
	308	C_data	segment	'DATA'			
	309						
0000 ????	310	R_f_num	du	?			Received frame number
0002 ????	311	R_length	dw	?			Received frame length
0004 ????	312	R_in_ptr	dw	?			¡Next received char pointer
0006 7777	313	R_out_ptr	dv	?			¡Next processed char
0008 (136	314	R_data	db	F_length + 8	dup	171	Received frame buffer
11		-		-			
1							
0090 ??	315	R_error	db	7			Receive status
0091 77	316	R_t_char	db	?			Receive frame end char
0092 ??	317	R_f_char	db	7			:Rec. frame start char
0093 ??	318	Status	db	7			Status info
0094 ????	319	T_f_nua	du	7			Transmit frame number
0096 ????	320	T_length	de	?			Tx frame length
			db		ån.	171	Tx frame buffer
0098 (136	321	T_data	. 49	F_length + 8	dup	(?)	FIX TERME NOTTEE
77							
0400 1061	700	7 65	21	25/	4	7.95	10
0120 (256	322	R_buf	db	256	dup	(?)	iRec. char. buffer

8086/87/88/186 MACRO ASSEMBLE	COMMS_MODULE		04/29/86 PAGE 9
LOC OBJ LINE	SOURCE		
5.6			
0220 ?? 323	T_t_char	db ?	;Tx end character
0221 ?? 324		db ?	Tw start char
0222 ???? 325		du ?	Receive state
0224 ???? 328		dv ?	Tx state variable
0226 1717 327		dw ?	Index into Tx buffer
			Received CRC
		dw ?	
022A ???? 325	_	dw ?	TX CRC
0220 ???? 330		dv ?	(Saved CRC value
022E ???? 33		dw ?	
332			
33.			
334		ends	
33:			
33/			
337	: Define a seg	ent where the interrup	t vectors are inserted :
338			
330		•	
004C 340			
34:			
004C ???? 342		dw ?	
004E ???? 34:		dw ?	
		uw :	
344			
0030 34:			
340		1 A	
0030 ???? 34			
0032 ???? 340		dw ?	
34			
0034 ???? 350			
0036 ???? 35:		dw ?	
352			
35:			
354	Int_pointers	ends	
35:			
35		segment .'CODE	!
357			
350		CS : C_code	
35'			
36		e tables (used for indi	ract image!
36:		r rances range in That	sper damig:
0000 4004 36		dw Rec_dle, Rec_	fchar, Rec_fnum, Rec_data, Rec_tchar,
0002 5E04	n_tavic	ow ner ole wer	iruani ucrimani ucriassi ucrirrati
VVVZ JEVT			

Appendia 5

8086/87/88/186 MACRO ASSEMBLER	COMMS_MODULE		04/29/86 PAGE 11
LOC OBJ LINE	SOURCE		
004C 3665 004E 8F74 0050 488C 377 0052 C19D 0054 5AAF 0056 D3BE 0058 6CCA 005A E5DB		dW	08C48H,09DC1H,0AF5AH,0BED3H,0CA6CH,0D3E5H,0E97EH,0F8F7H
005C 7EE9 005E F7F8 0060 8110 378 0062 0801 0064 9333 0066 1A22		dw	01081H,00108H,03393H,0221AH,056A5H,0472CH,075B7H,0643EH
0068 A556 006A 2C47 006C B775 006E 3E64 0070 C99C 379 0072 408D 0074 DBBF 0076 52AE 0078 EDDA		dw	09CC9H,08D4OH,0BFDBH,0AE52H,00AE9H,0CB54H,0F9FFH,0E876H
007A 64CB 007C FFF9 007E 76E8 0080 0221 380 0082 8B30 0084 1002 0086 9913 0088 2667		dw	02102H,0308BH,00210H,01399H,06726H,076AFH,04434H,055BDH
008A AF76 008C 3444 008E BD55 0090 4AAD 381 0092 C3BC 0094 588E 0096 D19F 0098 6EEB		dw	OAD4AH, OBCC3H, O8E58H, O9FD1H, OEB6EH, OFAE7H, CC87CH, OD9F5H
009A E7FA 009C 7CC8- 009E F5D9 00A0 8331 382		đw	03183H,0200AH,01291H,00318H,077A7H,0662EH,05485H,0453CH

8086/37/88/186 MACRO ASSEMBLER	COMMS_MODULE		04/29/86 PAGE 12
LOC OBJ LINE	SOURCE		
00A2 0A20			
00A4 9112			
00A6 1803			
00A8 A777			
00AA 2E66			
00AC B554			
00AE 3C45			
00B0 CBBD 383		₫₩	OBDCBH,OAC42H,O9ED9H,O8F5OH,OFBEFH,OEA66H,OO8FDH,OC974H
00B2 42AC			
0084 999E			
0086 508F 0088 EFF8			
00BA 55EA			
OOBC FDD8			
00BE 74C9			
0000 0442 384		dw	04204H,0538DH,06116H,0709FH,00420H,015A9H,02732H,03688H
0002 8053			A 196 Hill Americal Activities Hill Activities American American
0004 1661			
00C6 9F70			
00C8 2004			
00CA A915			
00CC 3227			
00CE BB36			
0000 4CCE 385		dy	OCE4CH,ODFC5H,OED5EH,OFCD7H,O8868H,O99E1H,OA87AH,O8AF3H
00D2 C5DF			
0004 5EED 0006 D7FC			
0008 6888			
00DA E199			
OODC 7AA8			
OODE F3BA			
00E0 8552 386		44	05285H,0430CH,07197H,0601EH,014A1H,00528H,037B3H,0263AH
00E2 0C43			
00E4 9771			
00E6 1E60			
00E8 A114			
00EA 2805			
00EC 8337			
00EE 3A26 00F0 CDDE 387		4	ARCON ACCIAN ACRACIA ACCESA ACCION ACCION ACCION
00F0 CDDE		44	ODECOH, OCF44H, OFODFH, DEC56H, 098E9H, 08960H, 088F8H, DAA72H
OOF4 OFFO			
00F6 56EC			

13

8086/87/88/186 MACRO	ASSEMBLER	COMMS_MODULE		04/29/86 PAGE	1
COC 081	LINE	SOURCE			
00F8 E998					
00FA 6089					
OOFC FBB8					
OOFE 72AA					
0100 0663	388		d₩	06306H,0728FH,04014H,0519DH,02522H,034A8H,00630H,01789H	
0102 8F72	200		2 4	Addania i En Hiaan Hidan Inian Trulan Handlin I Anno Hian I Anno H	
0104 1440					
0106 9051					
0108 2225					
010A AB34					
010C 3006					
010E B917					
0110 4EEF	389		du	OEF4EH,OFEC7H,OCC5CH,ODOOSH,OA96AH,O88E3H,O8A78H,O98F1H	
0112 C7FE	Jul		44	ACT ACTION CALIFORNIA MANAGEMIA ACTION IN CONTRACT THE	
0114 5CCC					
0116 D5DD					
0118 6AA9					
O11A EJBS					
011C 788A					
011E F19B			,		
0120 8773	390		du	07387H,0620EH,05095H,0411CH,035A3H,0242AH,016B1H,00738H	
0122 0E62			20	ALGOLI I AGENETA AL ALL ALL AND AL ALL AL	
0124 9550					
0126 1041					
0128 A335					
012A 2A24					
012C 8116					
012E 3807					
0130 CFFF	391		du	OFFCFH, OEE46H, ODCDDH, OCD54H, 089E8H, 0A862H, 09AF9H, 08870H	
0132 46EE					
0134 000C					
0136 5400					
0138 EBB9					
013A 62A8					
013C F99A					
013E 708B					
0140 0884	392		de .	08408H,09581H,0A71AH,08693H,0C22CH,003A5H,0E13EH,0F0B7H	
0142 8195					
0144 1AA7					
0146 9386					
0148 2CC2					
014A A5D3					
014C JEE1					

4 E

8086/87/88/186 MACRO	ASSEMBLER	COMMS_MODULE		04/29/86 PAGE
LOC OBJ	LINE	SOURCE		
014E B7F0 0150 4008 0152 C919 0154 522B 0156 DB3A 0158 644E	353		dw	00840H,019C9H,02B52H,03AD8H,04E64H,05FEDH,06076H,07CFFH
015A EDSF 015C 766D 015E FF7C 0160 8994 .0162 0085 0164 9BB7	394		dv	09489H,08500H,0879BH,0A612H,0D2ADH,0C324H,0F18FH,0E036H
0166 12A6 0168 ADD2 016A 24C3 016C BFF1 016E 36E0 0170 C118 0172 4809	395		dv	018C1H,00948H,03BD3H,02A5AH,05EE5H,04F6CH,07DF7H,06C7EH
0174 033B 0176 5A2A 0178 E55E 017A 6C4F 017C F77D 017E 7E6C	70/		L	0450AU 08487U 08449U 08704U 05705U 05247U 08078U 00485U
0180 0AA5 0182 8384 0184 1886 0186 9197 0188 2EE3 018A A7F2 018C 3CC0	396		dv	OA50AH,OB483H,O8618H,O9791H,OE32EH,OF2A7H,OCO3CH,OD1B5H
018E 85D1 0190 4229 0192 CB38 0194 500A 0196 0918 0198 666F 019A EF7E 019C 744C	397		dw	02942H,038CBH,00A50H,01B09H,06F66H,07EEFH,04C74H,05DFDH
019E FD5D 01AO 88B5 01A2 02A4	398		dv	OB58BH,OA4O2H,O9699H,O8710H,OF3AFH,OE226H,O0080H,OC134H

8086/87/88/186 MACRO	ASSEMBLER	COMMS_MODULE		04/29/86 PAGE
LOC OBJ	LINE	SOURCE		
01A4 9996				
01A6 1087				
01A8 AFF3				•
01AA 26E2				
OTAC BDDO				
01AE 34C1	700		1	ATOCTH ASSAUL ALADAH AAGEGH ATETH ALCEUM AEGEN ALATEN
0180 C339	399		₫₩	039C3H,0284AH,01AD1H,00858H,07FE7H,06E6EH,05CF5H,0407CH
0182 4A28 0184 D11A				
01B4 580B				
0138 E77F				
01BA 6E6E				
018C F55C				,
01BE 7C40				
0100 0006	400		₫₩	OC60CH, 00785H, 0E51EH, 0F497H, 08028H, 091A1H, 0A3JAH, 08283H
01C2 85D7				
01C4 1EE5				
01C6 97F4				
0108 2880				
01CA A191				
O1CC JAAJ				
01CE B3B2	404			ASSAUL APRABUL ALBELU ARBERU AASLAH ALAFBU AAPRAN ARPERU
01D0 444A	401		dw	04A44H,05BCDH,06956H,078DFH,00C60H,01DE9H,02F72H,03EFBH
01D2 CD5B				
0104 5669 0106 DF78				
0108 500C				
010A E71D				
01DC 722F				
OIDE FB3E				
01E0 3DD6	402		dw	OD68DH, OC704H, OF59FH, OE416H, O90A9H, O8120H, OB38BH, OA232H
01E2 04C7				
01E4 9FF5				
01E6 16E4				
01E8 A990				
01EA 2081				
01EC 8883				
01EE 32A2- 01F0 C55A-	403		Ar.	ASACSU AMAKU ATORTU ALBECU AMAKAU AANIAU ATEETU AASTAU
01F2 4C4B	403		dw	05AC5H,04B4CH,079D7H,0685EH,01CE1H,00D68H,03FF3H,02E7AH
01F4 D779				
01F6 5E68				
01F8 E11C				

06/05/85

PAGE 7 BLOCK_IO

STMT LINE NESTING SOURCE TEXT: :F3:ADMSCM.SRC

85 92 0 0 procedure inc(var num : integer);

(* This procedure increments a modulo two frame number. *)

86 96 1 0 begin

86 98 1 1 if num = 0 then num := 1
87 99 1 1 else num := 0;

89 101 1 1 end;

06/05/86

PAGE 8 BLOCK_IO

STAT LINE NESTING SOURCE TEXT: :F3:ADMBCM.SRC 90 107 0 0 procedure Set_next_frame; (* This procedure set the pointers up for the next data frame. *) 91 111 1 0 begin 91 113 1 1 Out_count := Out_count + Frame_len_out; T_block_len := T_block_len - Max_f_len;
if T_block_len < O then Frame_len_out := Max_f_len + T_block_len 92 114 1 1 93 115 1 1 94 116 1 1 else Frame_len_out := Max_f_len; 96 118 1 1 end;

06/05/36

PAGE 9 BLOCK_IO

STAT		NES	TING	SOURCE TEXT: :F3:ADMBCM.SRC
97	124	()	0	procedure Send_frame;
				(* This procedure sends a data frame. This may be either a new frame as set by Set_next_frame or a retry. *)
78	129	de sept	0	begin
100 101	131 132 133 134	1	1	<pre>if Frame_diag then write('Send frame', T_fnum); Set_timer(Time_out_val);</pre>
104	136	1	1	end;

06/05/86

PAGE 10 BLOCK_ID

STAT	LINE	NES	TING	SOURCE TEXT: :F3:ADMBCM.SRC
105	142	0	0	procedure Init_block_IO;
				(* This procedure initializes the module. Note that the lower level module is also initialized. *)
106	147	1	0	begin
109	149 150 151 152 153 154	posts proft packs pools	profit podls profit	<pre>Init_coms; T_fnum := 0; R_fnum := 0; R_block_len := 0; SETINTERRUPT(Frame_rec_int, Frame_rec); SETINTERRUPT(Time_out_int, Time_out);</pre>
112	156	4	1	end;

06/05/86

PAGE 11 BLOCK_IO

STA	17	LINE	WES	TING	SOURCE TEXT: :F3:AUMBCM.SRC
4	13	162	0	0	procedure Block_in(var In_block : Input_buf_type);
					(* This procedure is called by the main program to transfer a received block of data. *)
-11	14	167	d · d	0	begin
		169 170			<pre>In_block.Write_block := R_buf; R_block_len := 0;</pre>
11	16	172	1	1	end:

06/05/86

PAGE 12 BLOCK_IO

STAT	LINE	NES	TING	SOURCE TEXT: :F3:ADMBCM.GRC
117 117	178 179			<pre>procedure 3lock_out(var Out_block : Output_buf_type;</pre>
				(* This procedure is called by the main program in order to transmit the specified response block. *)
118	184	1	0	begin
118 119 120 121 122 123	187 188 189 190		1 1 1	T_buf := Out_block.Read_block; T_block_len := Block_length; Out_count := 0; Frame_len_out := 0; Set_next_frame; Send_frame;
124	193	1	1	end;

06/05/85

PAGE 13 BLOCK IO

```
STAT LINE MESTING
                      SOURCE TEXT: :F3:ADMBCM.SRC
                      $INTERRUPT(Frame rec)
125 201 0 0
                      procedure Frame rect
                      (* This procedure handles frame received interrupt generated by the frame
                       handler module. 1)
126 206 1 0
                      begin
                                                   (* We don't want to miss anything. *)
 125 208 1 1
                         ENABLEINTERRUPTS:
127 209 1 1
                          R_frame(Start_char, End_char_in, Frame_len_in, R_buf, R_block_len, F_num_in, Error);
 128 211 1 1
                             if Frame_diag then begin
                                 write('Frame rec ');
 129 213 1 2
130 214 1 2
                                 write(F_num_in);
                                 if Error then write(' error in frame ');
 131 215 1 2
133 216 1 2
                                 write(' Len ', Frame_len_in);
134 218 1 2
                             end;
136 220 1 1
                             case Start_char of
 137 222 1 2
                                 ACK : begin (# Is it an ACK frame? #)
     224 1 3
                                         if Frame_diag then writeln(' ACK frame');
 137
     225 1 3
                                         if (not Error) and (End_char_in = END_ch) and (F_num_in = T_fnum) then
 139
 140 226 1 3
                                             begin
 140 227 1 4
 141 228 1 4
                                                if T_block_len >= 0 then begin (# Do we want to send another? #)
 142 229 1 5
                                                    Set_next_frame;
 143 230 1 5
                                                    Send_frame;
 144 231 1
                                                    end
 145 232 1 4
                                                else Set_timer(0);
 147 234 1 4
                                            end
 148 235 1 3
                                         else Send_frame;
 150 237 1 3
                                         end:
 152 239 1 2
                                 NAK : begin
 152 241 1 3
                                         if Frame_diag then writeln(' NAK frame');
 154 242 1 3
                                         Send_frame;
 155 244 1 3
                                         end:
 157 246 1 2
                                 START : begin
 157 248 1 3
                                         if Frame_diag then writeln(' START frame');
 159 249 1 3
                                         if (Error) then T_frame (NAK, END_ch, O, F_num_in, T_buf, O)
 160 250 1 3
                                         else begin
```

SERIES-III Pascal-86, V3.0 FRAME_REC

06/05/86

PAGE 14 8LOCK_IO

161 162 163		pods bods pods	A. T. Alte Alte	SOURCE TEXT: :F3:ADMBCM.SRC I_frame(ACK, END_ch, O, F_num_in, T_buf, O); if F_num_in = R_fnum then begin R_block_len := R_block_len + Frame_len_in; Inc(R_fnum);
165 167 169	258			<pre>if End_char_in = END_ch then CAUSEINTERRUPT(8lock_rec_int); end; end;</pre>
171	261	1	3	end;
173	264	1	2	otherwise if Frame_diag then writeln(' Unknown frame type');
176	266	1	2	end;
178	270	1	1	end;

06/05/86

PAGE 15 BLOCK_IO

STAT LINE MESTING

SOURCE TEXT: :F3:ADMBCM.SRC

\$INTERRUPT(Time_out)

179 279 0 0

procedure Time_out;

(* This procedure handles timeouts. The previous frame is simply retransmitted. *)

180 283 1 0

begin

180 285 1 1

if Frame_diag then writeln(' Time out');

182 286 1 1 Send_frame;

183 288 1 1

endi.

Summary Information:

PROCEDURE	OFFSET	CODE	SIZE	DATA SIZE	STACK	SIZE
INIT_BLOCK_IO	015AH	003FH	630		H3000	140
BLOCK_IN	0199H	001DH	290		H9000	60
8LOCK_OUT	0186H	0035H	530		HA000	100
INC	0078H	0025H	370		0006H	50
SET_NEXT_FRAME	0090H	0033H	510		H9000	60
SEND_FRAME	HOGOO	008AH	1380		0016H	220
FRAME_REC	01EBH	026BH	6190		0032H	500
TIME_OUT	0456H	0047H	710		0026H	380
-CONST IN CODE-		0078H	1200			
Total		049DH	11810	28C5H 10437D	0078H	1520

427 Lines Read.

O Errors Detected.

Dictionary Summary:

120KB Memory Available. 10KB Memory Used (8%).

OKB Disk Space Used.

6KB out of 16KB Static Space Used (37%).

16/06/85

PAGE 1

Sourc	e F		2 8	:F3:ADMTCN.SRC
Objec	t F	100	: 5	:FJ:ADMTCN.OBJ

Controls Specified: OEBUG, OPTIMIZE(0).

STMT LINE NESTING

Module description :

This module provides the following functions:

- 1. Allows the operating parameters (baud rates, tape transport speeds, terminal types etc) of the controller to be set.
- 2. Allow the user to operate the tape transports in local mode. Tapes may be read, written, erased or copied without host system intervention.
- 3. Provides an interface to the PDP-11/23 host system. Block, each block corresponding to a single PDP-11 IO request, are transmitted to the tape controller. These are then interpreted by this program and a reply block returned. Received blocks are signaled by a software interrupt.

PAGE 2

SOURCE TEXT: :F3:ADMTCN.SRC

STAT LINE NESTING

```
$large(Fixup has Tape_controller_primitives;
                                               exports Init_tape, Select, Erase_tape, Read_block;
                     $
                                               exports Write_block, Write_with_long_gap, Write_EDF;
                     1
                                               exports Space, Catrl status, Off 'ine, Rewind tape;
                     4
                                               exports Set_RTH_high, Set_RTH_low, Diag;
                      1
                                      has Comms_module;
                     -0.04
                                                  exports Init_coms, Set_baud, R_frame, T_frame;
                     177
                                                  exports Set_timer)
                     $compact(-const in code-)
1 58 0 0
                      module Tape_controller_main;
                      Sinclude(:f3:admpdf.src)
              =1
2
                      public Tape_controller_primitives;
     2 0 0 =1
3
     4 0 0 =1
                          procedure Init_tape;
     6 0 0 =1
                          procedure Select(Unit_sel : integer;
              =1
                                              T_data : Tape_data_type);
              =4
     9 0
5
          0 =1
                          procedure Erase_tape;
     11 0
           0 =1
                          procedure Read_block(var Read_buf : buffer;
              =1
                                          var M_r_char : integer);
    14 0 0 =1
                          procedure Write_block(var Write_buf : buffer:
              =1
                                                       N_w_char : integer);
              =1
    17 0 0 =1
                          procedure Write_with_long_gap(var Write_buf : buffer;
                                                              N_w_char : integer);
     20 0 0 =1
                          procedure Write_EOF;
                          procedure Space(var Sp_count : integer);
10
     22 0 0 =1
              =1
11
    24 0
           0 =1
                          procedure Cotrl_status(var Status_return : Status_type);
              =4
12
     26 0
           0 =1
                          procedure Off_line;
              =
13
     28 0 0 =1
                          procedure Rewind tape;
14
    30 0 0 =1
                          procedure Set_RTH_high;
     32 0 0 =1
15
                          procedure Set_RTH_low;
    34 0 0 =1
16
                          procedure Diag(var R_buf : buffer;
              =1
                                          Index : integer:
              =1
                                          var Parity_error : boolean;
              =1
                                          var State : integer);
    39 0 0 =1
                      public Comms_module:
```

16/06/86 PAGE 3 TAPE_CONTROLLER_MAIN

```
SOURCE TEXT: :F3:ADMPDF.SRC
STAT LINE MESTING
      41 0
             0 =1
                            procedure Init_coms:
                =1
      43 0
             0 =1
                            procedure Set_baud(Chan_number : integer;
                =4
                                                 Rate_select : integer);
                =4
                            procedure R_frame(var T_char : integer;
  20
       46
          0
             0 =1
                =4
                                                 var F_char : integer;
                                                 var F_length : integer;
                =1
                =1
                                                 var F_data : Block;
                =1
                                                     F_index : integer:
                =1
                                                 var F_num : integer:
                =1
                                                 var F_error : boolean);
                =1
     54 0 0 =1
                            procedure T_frame(T_f_char : integer;
                =1
                                                 T_t_char : integer;
                =4
                                                 T_length : integer;
                =1
                                                 T_f_num : integer;
                                                 var T_data : Block;
                =1
                =1
                                                     T_index : integer);
                =1
      61 0 0 =1
                            procedure Set_timer(Time : integer);
                =1
                =1
  23
       64 0
             0 =1
                        public Block_IO;
                =1
  24
       66 0
             0 =1
                                    Frame_rec_int
                                                         = 100;
                            const
  25
      67
          Û
             0 =1
                                    Time_out_int
                                                         = 101;
  26
       68 0
             0 =1
                                    Block_rec_int
                                                         = 102;
                =1
                =1
 27
       71 0
             0 =1
                            procedure Init_block_IO;
  28
       73
         0 0 =1
                            procedure Block_in(var In_block : Input_buf_type);
                =1
  29
      75 0 0 =1
                            procedure Block_out(var Out_block : Output_buf_type;
                =1
                                                     Block_length : integer);
                =1
                =1
                =1
  30
       80 0 0 =1
                        public Tape_controller_main;
                =1
  31
      82
             0 =1
                                                         = 5201;
                            const
                                    Data_length
     33
  32
             0 =1
                                    Block_length
                                                         = 5207;
  33
      84
         0 0 =1
                                    N_drives
                                                         = 11
  34
      85
          0
                                    Clk_den
             0 =1
                                                         = 6250;
  35
      86
          0
              0 =1
                                    Unit_0_MC
                                                         = 139;
 36
      87
          0
             0 =1
                                    Unit_1_MC
                                                         = 250;
                =1
                =1
  37
       90
          0
             0 =1
                            type
                                    Tape_data_type = record
                =1
  37
       92
          0
             1 =1
                                                     Stop : integer;
  38
      93 0 1 =1
                                                     Master_clock : integer;
 39
      94 0 1 =1
                                                     Long_gap : integer:
```

16/06/86 PAGE 4
TAPE CONTROLLER MAIN

```
STAT LINE NESTING
                       SOURCE TEXT: :F3:ADMPDF.SRC
 40
      95 0 1 =1
                                                  Short gap : integer:
 44
      96 0 1 =1
                                                  Start norm : integer:
                                                  Start_long : integer;
 42
      97
          0 1 =1
      98
                                                  Start_EOF : integer:
  43
         0 1 =1
 44
      99 0 1 =1
                                                  Start_read : integer;
 45 101 0
            1 =1
                                                  end:
               =1
             0 =1
                                  Buffer
 46 104 0
                                                  = packed array [0...Data_length] of char;
 47 106 0 0 =1
                                  Block
                                                  = packed array [O..Block_length] of char;
 48 108 0 0 =1
                                  Status_type
                                                  = set of (P_err, CRC_err, Length_err, DMA_err,
               =1
                                                            EDT, EDF, SWL, IGX, S_err, RWD, HWL,
               =1
                                                            xx, Time_err, BOT, ECV, PEOV);
               =1
 49 112
             0 =1
                                  Input_buf_type = record case boolean of
 50 114
          0
            1 =1
                                          true
                                                  : (Opcode
                                                                     : char;
 51 115 0 1 =1
                                                                     : char;
                                                     Unit aum
 52
    116
         0 1 =1
                                                     Tape_status_in
                                                                     : Status_type;
 53 117
         0 1 =1
                                                     Count_in
                                                                     : integer;
 54 118
         0 1 =1
                                                     Write_data
                                                                     : Suffer);
 55 120 0
            1 =1
                                          false : (Write_block
                                                                     : Block);
               =1
 56 122 0 1 =1
                                                  end:
               =1
               =1
 57 125
          0
             0 =1
                                  Output_buf_type = record case boolean of
               =1
 58 127
          0
            1 =1
                                          true
                                                  : (Tape_status_out : Status_type;
 59
    128
          0 1 =1
                                                     Count_out
                                                                     : integer:
          0 1 =1
 60
     129
                                                     Ret_code
                                                                     : integer;
 61 130
          0 1 =1
                                                     Read data
                                                                     : Buffer);
 62 132
          0
            1 =1
                                                  : (Read_block
                                          false
                                                                     : Block);
               =1
 63 134
         0
             1 =1
                                                  end;
 64 136 0
            0 =1
                          154
                                  Block_diag
                                                  : boolean;
 65 137 0 0 =1
                                  Frame_diag
                                                  : boolean;
               =1
               =1
```

16/06/86 PAGE 5
TAPE_CONTROLLER_MAIN

```
STAT LINE NESTING
                       SOURCE TEXT: :F3:ADMTCN.SRC
     65 0 0
                                   Tape_controller_main(input, output);
 56.
                       program
                       const IE_DNR
                                                   3759;
                                                                 (* These are PDP-11 status return codes. *)
 67
      66
         0
             0
                                               =
                               IE_FHE
                                               =
 68
      67
          0 0
                                                   3054;
 69
      68 0 0
                               IE_BBE
                                               =
                                                   310q;
 70
      69
          0 0
                               IE_DAO
                                                   3634;
 71
      70
         0
                               IE_EOF
            0
                                                   3669;
 72
      71
                               IE_EOT
          0
             0
                                               =
                                                   J02q;
      72
                               IE_EOV
          0
 73
                                                   3654;
             0
                                               =
  74
      73
         0
             0
                               IE_SPC
                                               =
                                                   3729;
 75
      74
         0 0
                                               =
                               IE_VER
                                                   3749;
 76
      75
         0 0
                               IE WLK
                                               =
                                                   3644;
 77
      76 0 0
                               IE_IFC
                                                   3769;
 78
     77 0 0
                               IS_SUC
                                               =
                                                 1;
                       (* Now the various possible PDP ID request command codes. *)
 79
      81 0 0
                               RLB cad
                                                   1:
     82
                               MLB_cad
 80
                                                   2;
 81
     83 0 0
                               EOF_cmd
                                               =
                                                   3;
 82
      84
          0
             0
                               RWD_cmd
                                               =
                                                   4:
 83
      85
          0 0
                               RWU_cad
                                               =
                                                   5:
 84
      86
         0 0
                               SPB_cmd
                                               =
                                                   6:
 85
      87
          0
             0
                               SPF_cad
                                               =
                                                   7;
 36
      88
          0
             0
                               STC_cad
                                               =
                                                   8:
 87
      89
          0
             0
                               SEC_cad
                                                   9:
                                               =
 38
      90
          0
             0
                                                   10:
                               SMO_cmd
                                               =
 39
      91
          0
             0
                               RRB_cad
                                               :
                                                   11:
 90
      92
          0
                                                   12;
             0
                               ERS_cmd
 91
                                                               (* Number of times to retry a tape operation. *)
      94 0 0
                               Max_retrys
                                                   10;
 92
      96 0 0
                               blanks
 93
      98 0 0
                       type
                               Out_string
                                               = packed array [1..32] of char:
     100 0
                       Var
                               Unit
                                               : integer:
 95 101
          0 0
                                               : array [O..N_drives] of Tape_data_type;
                               Tape_data
 96
     102
          0 0
                               Unit_table
                                               : array [O..N_drives] of integer;
 97
     103
          0
                               Input_buf
                                               : Input_buf_type;
 98
    104 0 0
                               Output_buf
                                               : Output_buf_type;
 99
    105 0 0
                               Tape_status
                                               : Status_type;
100
     106
         0 0
                               LUN
                                               : integer;
101
     107 0 0
                               Error_bits
                                               : Status_type;
102
     108
         0 0
                               Change_bits
                                               : Status_type:
     109
103
          0 0
                                               : Status_type;
                               Code_errors
 104
     110
          0
             Û
                               Hold_bits
                                               : Status_type;
105
     111
         0
             0
                               Status_bits
                                               : Status_type;
106
    112 0 0
                               ANSI
                                               : boolean;
                                                                   (* Is the tape ANSI format ? *)
    113 0 0
 107
                               Last_op_EOF
                                               : boolean:
108
    114 0 0
                               Retry_cnt
                                               : integer;
109 115 0 0
                               Data_size
                                               : integer;
110 116 0
                               Term_type
                                               : integer;
```

16/06/86 PAGE a
TAPE_CONTROLLER_MAIN

STMT LINE MESTING SOURCE TEXT: :F3:ADMTCN.SRC

16/06/86 PAGE 7
TAPE_CONTROLLER_MAIN

```
STAT LINE NESTING
                      SOURCE TEXT: :F3:ADMTCN.SRC
111 124 0 0
                      procedure Display_status(Out_status : Status_type);
                       (# This procedure displays the status of the currently selected tape transport. #)
112 128 1 0
                      begin
112 130 1 1
                          write('Unit', LUN, ' status :');
                          if S_err in Out_status then write(' Select error')
113 131 1 1
114 132 1 1
                              else write(' On line');
                          if BOT in Out_status then write(', at BOT')
116 133 1 1
117 134 1 1
                          else if EOT in Out_status then write(' past EOT');
120 135 1 1
                          if EOF in Out_status then write(', EOF detected');
122 137 1 1
                          if RWD in Out_status then write(', Rewinding');
124 139 1 1
                          if HWL in Out_status then write(', write locked');
126 140 1 1
                          if SWL in Out_status then write(', software write lock');
128 141 1 1
                          if Time_err in Out_status then write(', Time error');
130 142 1 1
                          if P_err in Out_status then write(', parity arror');
132 143 1 1
                          if CRC_err in Out_status then write(', CRC error');
134 144 1 1
                          if Length_err in Out_status then write(', length error');
136 145 1 1
                          if DMA_err in Out_status then write(', DMA error');
138 146 1 1
                          writeln:
139 148 1 1
                       end;
```

16/06/86 PAGE & TAPE_CONTROLLER_MAIN

STMT LINE NESTING SOURCE TEXT: :F3:ADMTCN.SRC

140 153 0 0 function Cap(c:char):char;

(* This function returns the the upper case form of any letter. *)

141 157 1 0 begin.

141 158 1 1 if c > 'Z' then Cap := chr(ord(c) - (ord('a') - ord('A')))

142 159 1 1 else Cap := c;

144 160 1 1 end;

16/08/86 PAGE 7
TAPE_CONTROLLER_MAIN

STAT LINE NESTING

SOURCE TEXT: :F3:ADMTCN.SRC

151 180 0 0

function In int(var num:integer):boolean;

(* This function reads in an integer in one of five formats:

- 1. Binary (number ends in 'b').
- 2. Octal (number ends in 'o' or 'q').
- 3. Decimal (number ends in a digit).
- 4. Hex (number ends in 'h').

var logical_blank : set of ' ' .. 'O';

5. In the form of a character enclosed in single quotes. Note that in this case the ASCII value of the character is returned.

If a carriage return is entered then the number will stay at its original value. The number is checked for valid format, and if it is valid the the function returns true. Note that an automatic upper case conversion is performed (except for character literals). #)

```
152 200 1 0
153 201 1 0
                                       : set of ' ' .. 'Q';
                         terminator
154 202 1 0
                         inchar
                                       : array [1..32] of char;
155 203 1 0
                       temp
                                        : longint;
156 204 1 0
                         i,j,base
                                        : integer;
157 207 1 0
                    begin
                         logical_blank := [' ', '0', ','];
157 208 1 1
158 209 1 1
                         terminator := [' ', ',', 'H', '@', 'G', 'B'];
159 210 1 1
                         In_int := true;
160 211 1 1
                         i := 1;
161 212
         1 1
                         inchar[1] := ' ';
162 214 1 1
                         while not ealn and (inchar[1] in logical_blank) do read(inchar[1]);
164 215 1 1
                         if not (eoln and (inchar[1] = ' ')) then
165 217 1 1
                             if inchar[1] = ''' then begin
166 218 1 2
                                if not eoln then read(inchar[2]);
168 219 1 2
                                if not ealn then begin
169 220
        1 3
                                    read(inchar[3]);
170 221 1 3
                                    if inchar[3] = ''' then num := ord(inchar[2])
171 222 1 3
                                    else in_int := false;
173 223 1 3
                                    end(tift)
174 224
        1 2
                                else In_int := false;
176 225
        1 2
                                end (#if#)
177 226
                            else begin
178 227
         1 2
                                while not ealn and not (Cap(inchar[i]) in terminator) and (i < 32) do begin
179 228
        1 3
                                    i := i +1;
180 229
                                    read(inchar[i]);
        1 3
181 230
                                    end(#while#);
183 231 1 2
                                if i > 31 then In_int := false
184 232 1 2
                                else begin
```

```
SERIES-III Pascal-86, V3.0 IN_INT
```

16/06/86 PAGE 11 TAPE_CONTROLLER_MAIN

```
SOURCE TEXT: :F3:ADMTCN.SRC
STAT LINE NESTING
185 233 1 3
                                    case Cap(inchar[i]) of
186 234 1 4
                                        'H' : base := 16;
                                        '0' : base := 8:
187 235 1 4
188 236 1 4
                                       'A' : base := 8:
                                       '8' : base := 2;
 189 237 1 4
 190 238
                                       otherwise base := 10;
192 239 1 4
                                     and (*case*);
194 240 1 3
                                     temp := 0;
                                     if (base (> 10) and (i (> 1) then i := i - 1;
195 241 1 3
197 242 1 3
                                     for i := 1 to i do begin
198 243 1 4
                                        i := Val(inchar[i]);
199 244 1 4
                                      if (i ( base) and (i >= 0) and (temp ( MAXINT) then
200 245 1 4
                                           temp := base + temp + i
                                        else In_int := false;
                                  end(#for#);
202 247 1 4
204 248 1 3
                                 end (telset);
206 249 1 2
                                 if temp < MAXINT then num := temp
207 250 1 2
                                 else In_int := false;
209 251 1 2
                                 end;
211 252 1 1
                         readin:
212 253 1 1
                     end(tproct);
```

16/06/86 PAGE 12 TAPE_CONTROLLER_MAIN

STAT		HES	TING	SOURCE TEXT: :F3:ADMTCN.SRC
213	259	0	O	function Get_int_in_range(var num : integer; low, high : integer) : boolean;
				(* This function reads in a number as described for In_int, but also checks that it is within a specified range. *)
214	264	1	G	begin
214 215				<pre>Get_int_in_range := In_int(num); if (num < low) or (num > high) then Get_int_in_range := false;</pre>
217	269	4	1	end;

16/06/86 PAGE 13 TAPE_CONTROLLER_MAIN

STAT LINE NESTING	SOURCE TEXT: :F3:ADMTCN.SRC
218 276 0 0	function Get_char_in_range(var num_char : char; low, high : integer) : boolean;
	(* This function reads in a character as described for In_int, but also checks that it is within a specified range. *)
219 281 1 0 220 282 1 0	var num : integer; begin
220 284 1 1 221 285 1 1 222 286 1 1 223 287 1 1	<pre>num := ord(num_char); Get_char_in_range := true; if Get_int_in_range(num, low, high) then num_char := chr(num) else Get_char_in_range := false;</pre>
225 289 1 1	end;
	\$E IECT

16/06/86 PAGE 14 TAPE_CONTROLLER_MAIN

```
STAT LINE NESTING
                      SOURCE TEXT: :FJ:ADMTCN.SRC
226 294 0 0
                      procedure Get_value(prompt : Out_string;
225 295 1 0
                                         var in_var : integer;
                                         get_low, get_high : integer);
                      (* This procedure reads in a number as described for In_int, but also checks that
                      it is within a specified range. A prompt string can also be specified, and the
                      procedure does not return until a valid number has been entered. *)
227 302 1 0
                      var get_retry : boolean;
228 304 1 0
                      begin
228 306 1 1
                          get_retry := false;
229 307 1 1
                          repeat
 229 309 1 2
                              if get_retry then writeln(' Input out of range.');
231 310 1 2
                             write(prompt, '(', get_low, '..', get_high, ') (', in_var, ') : ');
232 311 1 2
                              get_retry := true;
233 312 1 2
                          until Get_int_in_range(in_var, get_low, get_high);
235 314 1 1
                      end:
```

16/06/86 PAGE 15 TAPE_CONTROLLER_MAIN

STAT	LIME	NES	TING	SOURCE TEXT: :F3:ADMTCN.SRC
236	319	0	0	procedure Clr_screen;
				(* This procedure clears the terminal screen by means of control codes. Four terminal types are catered for, including the case of an unknown terminal, in which case no action is taken. *)
237	325	Berdle	0	const esc = 27;
238	327	de de	0	var i : integer;
239	329	1	0	begin
239	331	1	di-	case Term_type of
240	333	1	2	1 : begin
	335 336			<pre>write(chr(esc), 'K'); (#Perkin#) for i := 1 to 20 do write(chr(0));</pre>
243	338	1	3	end;
245	340	4	2	2 : write(chr(esc), 'EH', chr(esc), 'EJ'); (*ANSI*)
246	342	1	2	3 : write(chr(esc), 'H', chr(esc), 'J'); (+VT52+)
247	344	di L	2	otherwise writeIn;
249	347	og en de	2	and;
251	350	4	4	end;

SEJECT.

16/06/86 PAGE 16 TAPE_CONTROLLER_MAIN

```
STMT LINE NESTING SOURCE TEXT: :F3:ADMTCN.SRC

252 356 0 0 function Menu(procedure out_proc(var max : integer);
252 357 1 0 disp_flag : boolean;
disp_string : Out_string;
disp_int : integer) : integer;
```

(* This function obtain the users choice from a menu. The menu text is displayed by the procedure parameter. If disp_flag is true then disp_string is displayed on the same line as the prompt. If an invalid choice is made then the menu is redisplayed, however the string is replaced by one informing the user that the previous input was in error. Note that the called procedure must return a value denoting the highest possible valid menu choice. *)

```
253 368 1 0
                             h. selection
                                            : integer:
                     Yan
254 369 1
                             repeat_asg
                                            : boolean;
   371 1 0
                     begin
255 373 1 1
                         repeat_asg := false;
256 374 1 1
                         repeat
256 375 1 2
                             cir_screen;
257 376 1 2
                             if repeat_asg then begin
258 377
         1 3
                               disp_string := ' Input out of range...try again ';
259 378
        1 3
                                disp_flag := false;
260 379
         1 3
                                ead;
        1 2
262 380
                            out_proc(h);
        1 2
263 381
                            write(disp_string);
264 382
                            if disp_flag then writeln(disp_int)
265 383 1 2
                            alsa writeln:
    384
257
                            repeat_asg != true;
268 385 1 2
                            write(' Input your selection (i..', h, '):');
269 386 1 2
                             selection := 0:
270 387 1 2
                         until Get_int_in_range(selection, 1, h);
272 388 1 1
                         menu := selection;
273 390 1 1
                     end:
```

SEJECT

```
SERIES-III Pascal-86, V3.0
```

16/06/86 PAGE 17 TAPE_CONTROLLEF_MAIN

```
STAT LINE VESTING
                     SOURCE TEXT: :F3:ADMTCN.SRC
274 396 0 0
                      procedure Main_menu(var max_sel : integer);
                      (* This is the local mode menu display procedure, and is used in as a parameter
                      for the denu function. #)
275 401 1 0
                     begin
275 403 1 1
                         writein:
276 404 1 1
                         writeln:
277 405 1 1
                         writeln('
                                                       LOCAL MODE MENU'):
278 406 1 1
                         writeln:
279 407
                         writeln:
                                    1. Copy an unformatted tape. ');
280 408
         1 1
                         writein('
281 409 1 1
                         writeln:
282 410 1 1
                                    2. Copy an ANSI formatted tape. ');
                         writeln('
283 411 1 1
                         writeln:
284 412 1 1
                         writeln('
                                     3. Erase a tape.');
285 413 1 1
                         writeln:
286 414 1 1
                         writeln('
                                    4. System functions.');
287 415 1 1
                         writein:
288 416 1 1
                                    5. Enter local tape operations mode');
                         writein('
289 417 1 1
                         writeln;
290 418 1 1
                         writein('
                                   6. Return to remote mode.');
291 419
         1 1
                         writein:
292 420
                         writeln;
293
    421 1 1
                         max_sel != 6;
294 423 1 1
                      end:
```

SEJECT

16/06/86 PAGE 18 TAPE_CONTROLLER_MAIN

```
SOURCE TEXT: :F3:ADMTCN.SRC
STAT LINE NESTING
                       procedure System_menu(var max_sel : integer);
 295 429 0 0
                       (* This is the system function menu display procedure, and is used in as a parameter
                       for the Menu function. #)
 296 434 1 0
                       begin
 296 436 1 1
                           writeln;
 297 437 1 1
                           writeln;
                                                       SYSTEM FUNCTIONS MENU');
 298 438
         1 1
                           writeln('
 299
     439
          1 1
                           writeln:
 300
    440
          1 1
                           writeln:
                                       1. Set data link baud rate.');
 301
    441
          1 1
                           writein('
 302
     442
         1 1
                           writeln;
                                       2. Set terminal baud rate.');
 303
     443
         1 1
                           writeln('
 304
     444 1 1
                           writein:
                                       3. Set terminal type. 1:
 305
    445
          1 1
                           writeln('
 306
    446 1 1
                           writeln;
                                       4. Set tape unit characteristics.');
 307 447 1 1
                           writeln('
 308 448
         1 1
                           writeln:
                                       5. Enable block diagnostics.');
 309 449 1 1
                           writeln('
 310 450
          1 1
                           writeln;
                                       6. Disable block diagnostics.');
 311
     451
          1 1
                           writeln('
 312
    452
          1 1
                           writeln;
 313 453
                                       7. Enable frame diagnostics.');
         1 1
                           writeln('
 314
     454
          1 1
                           writeln;
 315
     455
                           writein('
                                       8. Disable frame diagnostics.';
          1 1
     456
 316
          1 1
                           writeln:
      457
                                       9. Return to local mode menu. ):
 317
                           writelo('
     458
 318
          1 1
                           writeln:
 319 459
         1 1
                           writeln;
 320
     460
                           aax_sel := 9;
 321 462 1 1
                       end;
```

16/06/86 PAGE 19 TAPE_CONTROLLER_MAIN

```
STAT LINE NESTING
                   SOURCE TEXT: :F3:ADMTCM.SRC
 322 468 0 0
                     procedure Tera_menu(var max_sel : integer);
                      (* This is the terminal type menu display procedure; and is used in as a parameter
                      for the Menu function. 1)
323 473 1 0
                     begin
 323 475 1 1
                         writeln:
 324 476 1 1
                         writeln:
                                                    Terminals available are :');
 325 477 1 1
                         writeln('
 326 478 1 1
                         writeln;
 327 479 1 1
                         writeln;
 328 480 1 1
                        writeln('
                                     1. Perkin Eiger.');
 329 481 1 1
                         writein:
330 482 1 1
                                     2. VT100/ANSI.');
                         writeln('
 331 483 1 1
                         writein;
 332 484 1 1
                         writeln('
                                     3. VT52.');
 333 485 1 1
                         writeln:
 334 486 1 1
                         writeln('
                                     4. Other.');
 335 487 1 1
                         writeln;
 336 488 1 1
                         max_sel := 4;
 337 490 1 1
                      end:
```

```
SERIES-III Pascal-86, V3.0
```

16/06/86 PAGE 20 TAPE_CONTROLLER_MAIN

```
SOURCE TEXT: :F3:ADMTCN.SRC
STAT LINE NESTING
                     procedure Baud menu(var max sel : integer):
338 496 0 0
                     (* This is the baud rate menu display procedure, and is used in as a parameter
                     for the Menu function. *)
339 501 1 0
                   var i integer:
340 503 1 0
                     begin
340 505 1 1
                        writeln:
341 506 1 1
                        writeln:
                                             Saud rates available are :');
342 507 1 1
                         writeln('
343 508 1 1
                         writeln:
344 509 1 1
                         writein:
345
    510 1 1
                                  1. 110 baud.');
                         writeln('
346 511 1 1
                        writeln:
347 512 1 1
                                    2. 150 baud.');
                         writeln('
348 513 1 1
                         writein:
349 514 1 1
                         writeln('
                                    3. 300 baud.');
350 515 1 1
                         writeln;
351 516 1 1
                         writeln('
                                  4. 600 baud.');
352 517 1 1
                         writeln;
353 518 1 1
                                    5. 1200 baud.');
                         writein('
354 519 1 1
                         writein:
355 520 1 1
                                  6. 2400 baud.');
                         writeln('
356 521 1 1
                         writein;
357 522 1 1
                        writeln('
                                  7. 4800 baud.');
358 523 1 1
                         writein;
359 524 1 1
                                  8. 9600 baud.');
                         writeln('
360 525 1 1
                         writeln:
361 526 1 1
                         writela;
362 527 1 1
                         writein;
363 528 1 1
                        max_sel := 8;
364 530 1 1
                     end:
```

```
SERIES-III Pascal-86, V3.0
```

16/06/86 PAGE 21 TAPE_CONTROLLER_MAIN

```
STAT LINE NESTING
                      SOURCE TEXT: :F3:ADMTCN.SRC
 385 537 0 0
                       procedure Local ops menu(var max sel : integer);
                       (* This is the local operations menu display procedure, and is used in as a
                       parameter for the Menu function. Note that this also displays the tape controller
                      status. #)
366 543 1 0
                       begin
 366 545 1 1
                          writeln:
 367 546 1 1
                          writeln('
                                                     LOCAL OPERATIONS MENU'):
 368 547 1 1
                          writein:
 369 548 1 1
                          writein:
370 549 1 1
                          writeln('
                                       1. Select a unit.');
 371 550 1 1
                          writeln('
                                       2. Read a block into the local buffer. 1:
372 551 1 1
                                       3. Write the local buffer to tape. ');
                          writeln('
 373 552 1 1
                          writeln('
                                       4. Write to tape with a long inter-record gap. ');
374 553 1 1
                          writeln('
                                       5. Write an EDF mark. ();
375 554 1 1
                                       6. Space blocks forward. );
                          writeln('
376 555 1 1
                          writeln('
                                       7. Space blocks reverse. ');
377 556 1 1
                          writeln('
                                       8. Set the read threshold high');
378 557 1 1
                          writela('
                                       7. Set the read threshold low');
 379 558
                          writela('
                                      10. Rewind. 1):
380 559 1 1
                          writeln('
                                      11. Set unit off-line.');
381 560 1 1
                          writeln(' 12. Display the local buffer.');
382 561 1 1
                                      13. Modify the local buffer. '):
                          writein('
 383 562 1 1
                          writeln('
                                      14. Display local buffer diagnostics information.');
384 563 1 1
                          writeln('
                                      15. Change the present buffer size. ');
 385
     564 1 1
                          writeln('
                                      16. Exit to the main menu.');
386 565 1 1
                          writein:
387 567 1 1
                          Cntrl_status(Tape_status);
388 569 1 1
                          Display_status(Tape_status); -
389 571 1 1
                          aax_sel != 16;
390 573 1 1
                      end:
```

SEJECT

16/06/86 PAGE 22 TAPE_CONTROLLER_MAIN

STAT	LINE	NES	TING	SOURCE TEXT: :F3:AGNTCN.SRC	
391	579	0	0	procedure Hex_digit_out(hex_digit : integer);	
392	582	i	٥	(* This procedure writes a single hex digit out. *) begin	
	584 585			<pre>if hex_digit > 9 then write(chr(hex_digit - 10 + ord else write(hex_digit);</pre>	(*A*)?)
395	587	4	1	end;	

16/06/86 9AGE 23 TAPE_CONTROLLER_MAIN

STAT	LINE	WES	TING	SOURCE TEXT: :F3:ADMTCN.SRC
396	594	0	0	procedure Disp_hex(data_byte : char);
				(* This procedure displays a character value as a hex number. ₹)
397	598	4	0	begin
397 398 399		å	1	<pre>Hex_digit_out((ord(data_byte) div 16)); Hex_digit_out((ord(data_byte) and 16)); write(' ');</pre>
400	604	1	4	end;

*EJECT

16/06/86 PAGE 24 TAPE_CONTROLLER_MAIN

STAT		HED	TIM	SOURCE TEXT: :F3:ADMTCN.SRC
101	á10	1)	**************************************	function Ascii_char(out_char : char) : char;
				(* This function returns characters in a form suitable for display on a terminal screen. All non printable characters are displayed as '.' characters. *)
402	616	# 1	0	begin
	518 619		egg-red West-all	<pre>if (out_char) ' ') and (out_char <= ')') then Ascii_char := out_char else Ascii_char := '.';</pre>
405	621	4	4	end;
				*EJECT

16/06/86 PAGE 25 TAPE_CONTROLLER_MAIN

```
STAT LINE NESTINE
                      SOURCE TEXT: :F3:ADMTCN.SRC
406 526 0 0
                      procedure Set_unit_num;
                      (# This procedure prompts the user for a unit number, and then sets it. #)
                           Cad_retry : boolean;
407 630 1 0
                      164
 408 632 1 0
                          begin
 408 533 1 1
                             Cad_retry := false;
 409 634 1 1
                             cir_screen;
                             repeat
 410 635 1 1
                                if Cod_retry then writeln(' Unit number out of range.');
 410 637 1 2
                                write(' Input unit number (0...', N_drives, '):');
 412 638 1 2
 413 639 1 2
                                 Cmd_retry := true;
                             until Get_int_in_range(LUN, O, M_drives);
 414 640 1 2
                             Unit := Unit_table[LUN];
 416 641 1 1
 417 642 1 1
                             Select(Unit, Tape_data[Unit]);
 418 644 1 1
                          end;
```

16/06/86 PAGE 26 TAPE_CONTROLLER_MAIN

STMT LINE MESTING	SOURCE TEXT: :F3:ADMTCN.SRC
419 549 0 0	procedure Bs_read;
	(* This procedure executes a single block backspace (unless the unit is at 80T), then a read operation. *)
420 654 1 0	var i : integer;
421 656 1 0	begin
421 658 1 1 422 659 1 1 423 660 1 1 424 661 1 1 426 662 1 1 427 663 1 1	Data_size := Input_buf.Count_in; i := -1; Cntrl_status(Tape_status); if not (BOT in Tape_status) then Space(i); Read_block(Output_buf.Read_data, Data_size); Cntrl_status(Tape_status);
428 665 1 1	and;
	\$EJECT SECTION OF THE PROPERTY

```
SERIES-III Pascal-86, V3.0
```

16/06/86 PAGE 27 TAPE_CONTROLLER_MAIN

```
STAT LINE NESTING
                      SOURCE TEXT: :F3:ADMTCN.SRC
 429 670 0 0
                       procedure Write_ver:
                       (* This procedure executes a verified write operation. The tape is written then
                       checked and, if necessary, retried until the block is correctly written or
                       the maximum number of retrys is reached. If the maximum number of retrys are
                      reached then a write with a long (3 inch) gap is attempted unless this is not
                      allowed (IGX set). #)
430 578 1 0
                                      : integer:
                      var i
431 679 1 0
                          End_wr_ver : boolean;
432 581 1 0
                      begin
 432 683 1 1
                          repeat
432 685
         1 2
                              Data_size := Input_buf.Count_in:
 433 686 1 2
                              Retry_cnt := Retry_cnt - 1;
434 687 1 2
                              if Last_op_EOF then Write_with_long_gap(Input_buf.Write_data, Data_size)
 435 688
         1
                              else Write_block(Input_buf.Write_data, Data_size);
 437 689
                              Bs_read;
438 690
         1 2
                              if (Tape_status*Error_bits () []) and (Retry_cnt () 0) then begin
439 691
         1 3
                                  End wr ver := false;
 440 692 1 3
                                  i := -1;
 441 693
         1 3
                                  Space(i);
442 694
         d
             3
443 695
         1
                              else End_wr_ver := true;
445 597 1 2
                          until End wr vert
447 699 1 1
                          if (Tape_status*Error_bits () []) and (not (IGX in Input_buf.Tape_status_in)) then begin
448 701 1 2
                              i := -1;
449 702
             2
                              Space(i);
450 703 1 2
                              Write_with_long_gap(Input_buf.Write_data, Data_size);
451 704 1 2
                              Bs_read:
452 706 1 2
                          end;
454 708 1 1
                      end:
```

16/06/86 PAGE 28 TAPE_CONTROLLER_MAIN

STAT	LINE	WES	TINS	SOURCE TEXT: :F3:ADMTCN.SRC
455	714	0	0	procedure Read_ver;
				(* This procedure executes a read operation with retry. Reads are attempted until the block is correctly read or the maximum number of retrys is exceeded. *)
456	719	4	0	begin
457	721 722 723	1	4	<pre>Data_size := Input_buf.Count_in; Read_block(Output_buf.Read_data, Data_size); Cntrl_status(Tape_status);</pre>
459	725	4	1	while (Tape_status*Error_bits (> E3) and (Retry_cnt (> 0) do begin
460 461	727 728			Bs_read; Retry_cnt := Retry_cnt - 1;
462	730	1	2	end;
464	732	1	1	end;
				\$EJECT

16/06/86 PAGE 29 TAPE_CONTROLLER_MAIN

STAT	INE	NES.	TING	SOURCE TEXT: :F3:ADMTCN.SRC
465	737	0	0	procedure Set_code;
				(# This procedure check for EOF and EOT, and sets the return status as appropriate. #)
466	742	1	0	begin
	744 745			<pre>if (EOT in Tape_status) then Output_buf.Ret_code := IE_EOT; if (EOF in Tape_status) then Output_buf.Ret_code := IE_EOF;</pre>
470	747	1	1	end;

16/06/86 PAGE 30 TAPE_CONTROLLER_MAIN

STAT	LINE	HES	1145	SOURCE TEXT: :F3:ADMTCN.SRC	
471	753	0	0	procedure Ver_check;	
				(* This procedure checks for data errors and sets the appropriate. *)	return code as
472	758	4	0	begin	
	760 761			if (Tape_status * Code_errors <> []) then Output_but -if (Langth_err in Tape_status) then Output_buf.Ret	f.Ret_code := IE_VER; code := IE_DAO;
476	763	4	1	end;	

16/06/86 PAGE 31 TAPE_CONTROLLER_MAIN

STMT	LINE	NES	TINE	SOURCE TEXT: :F3:ADMTCN.SRC
477	769	0	0	procedure EDV_test;
				(* This procedure checks for the logical end of volume condition. This is done for unlabeled tapes only as for ANSI format tapes EOV is denoted by EOV records, not a double tape mark. If the tape is at EOV then it is positioned between the tape marks. *)
478	776	1	0	var i : integer;
479	778	1	0	begin
479	730	1	1	if (not ANSI) and (Last_op_EOF) and (EOF in Tape_status) then begin
482 483	782 783 784 785 786	1	2 2 2	Tape_status := Tape_status + CEOV3; Output_buf.Ret_code := IE_EOV; i := -1; Space(i); Last_op_EOF := true;
485	788	4	2	end;
487	790	4	1	end;
				\$EJECT The state of the state o

15/05/86 PAGE 32 TAPE CONTROLLER_MAIN

```
SOURCE TEXT: :F3:ADMTCN.SRC
STAT LINE MESTINS
 488 795 0 0
                      procedure Wipe_tape:
                      (# This procedure grases a tape on one of the transports from the 30T tab to
                      the EDT tab. The user is prompted for the unit number, and then prompted to
                      install the tape on the unit. The unit is checked for interlocks, and the user
                      prompted if necessary. The unit is then rewound, erased and then rewound
                      again. 4)
 489 803 1 0
                      Yar
                              erase_end : boolean;
 490 804 1 0
                              unit_ready : boolean;
 491 806 1 0
                      begin
 491 308 1 1
                          Set_unit_nun;
 492 809 1 1
                          erase_end := false;
 493 811 1 1
                          repeat
 493 812 1 2
                              clr_screen;
 494 813 1 2
                              writeln:
 495 814 1 2
                              writeln;
 496 815 1 2
                              writeln('
                                            Mount tape on selected unit. 1:
 497 816 1 2
                              writeln:
 498 817
         1 2
                              writeln('
                                            Hit return when ready, c then return to cancel.');
 499 313
                              writein:
 500 819 1 2
                             if not eoin then erase_end := true;
 502 820 1 2
                              readin;
 503 822 1 2
                              if not arase_end then begin
 504 824 1 3
                                  Cotrl status (Tape status);
 505 825 1 3
                                  unit_ready := true;
 506 826 1 3
                                  if S_err in Tape_status then begin
 507 828 1 4
                                      writeln(' The selected unit is not ready.');
 508 829 1 4
                                     writeln:
 509 830 1 4
                                     unit_ready := false;
 510 832 1 4
                                  end(#if#);
 512 834 1 3
                                  if HWL in Tape_status then begin
 513 836 1 4
                                      writeln('
                                                    The selected unit is not write enabled. ' );
 514 837 1 4
                                      writeln:
 515 838 1 4
                                     unit_ready := false;
 516 340 1 4
                                  end(*if#);
 518 841 1 3
                                  Rewind_tape;
 519 843 1 3
                                  if unit_ready then begin
 520 845 1 4
                                     writeln:
 521 846 1 4
                                      writeln(' Working. . . . . ');
 522 847 1 4
                                      Erase_tape;
```

SERIES-III Pascal-86, V3.0 WIPE_TAPE

15/05/85 PAGE 33 TAPE_CONTROLLER_MAIN

523	11KE 348 349	1	4	SOURCE TEXT: :F3:AOMTCN.SRC Revind_tape; erase_end := true;
525	851	-	4	end;
527	853	1	3	end;
529	855	4	2	until erase_end;
531	857	4	1	end;

16/06/86 PAGE 34
TAPE CONTROLLER MAIN

```
SOURCE TEXT: :F3:ADMTCN.SRC
STAT LINE MESTING
532 363 0 0
                      procedure Tape_copy;
                       (* This procedure copies a tape from logical unit 0 to logical unit 1. The user
                      is prompted to install the source and destination tapes. The units are then
                       checked for interlocks, and the user prompted if necessary. The units are then
                      rewound, copied and rewound again. 1)
 533 870 1 0
                             source_unit = 1;
                       const
 534 871 1 0
                              dest_unit = 0;
 535 874 1 0
                      Yar
                              count
                                          : integer:
 536 875
         1 0
                                        : boolean;
                              copy_end
 537 876
         1 0
                              units_ready : boolean;
 538 878 1 0
                      begin
                          copy_end := false:
 538 880 1 1
 539 881 1 1
                          repeat
 539 883 1 2
                              cir_screen;
 540 884 1 2
                              writeln:
 541 885
                              writeln:
 542 386
                              writeln('
                                             Mount source tape on unit 0, destination tape on unit 1.1;
 543 887
          1 2
                              writeln:
                                             Hit return when ready, c then return to cancel.');
         1 2
                              writeln('
 544 388
 545 889
          1 2
                              writein;
 546 890
          1 2
                              if not soln then copy and := true;
    891 1
             2
 548
                              readin:
 549 893 1 2
                              if not copy_end then begin
 550 895
         1 3
                                  Select(source_unit, Tape_dataEsource_unit]);
 551 396
          1 3
                                  Cntrl_status(Tape_status);
 552 897
             7.5
                                  units_ready := true;
 553 898
                                  if S_err in Tape_status then begin
 554 900
         1 4
                                      writeln('
                                                   The source unit is not ready.');
 555 901 1 4
                                      writeln:
 556 902 1 4
                                      units_ready := false;
 557 904 1 4
                                  end(fiff):
 559 905 1 3
                                  Rewind_tape;
 560 907 1 3
                                  Select(dest_unit, Tape_dataEdest_unit]);
 561 908 1 J
                                  Cntri_status(Tape_status);
 562 909 1 3
                                  if S_err in Tape_status then begin
 563 911 1 4
                                      writeln('
                                                    The destination unit is not ready.' ):
 564 912 1 4
                                      writeln:
 565 913 1 4
                                      units_ready := false;
 566 915 1 4
                                  end(#if#);
```

```
STAT LINE MESTING
                      SOURCE TEXT: :F3:ADMTCN.SRC
568 716 1 3
                                 if HWL in Tapa status then begin
569 918 1 4
                                                   The destination unit is not write enabled.' );
                                     writeln('
570 919 1 4
                                     writeln:
571 920 1 4
                                     units_ready := false;
572 922 1 4
                                 and (*if*);
574 923 1 3
                                 Rewind_tape:
575 925 1 3
                                 if units ready then begin
576 927 1 4
                                     Last_op_EOF := true;
577 928 1 4
                                     count := 0;
578 930 1 4
                                     repeat
578 932 1 5
                                         Select(source_unit, Tape_data[source_unit]); .
579 933 1 5
                                         Input_buf.Count_in := 8192;
580 934 1
            5
                                         Retry_cnt := Max_retrys:
581 935 1
                                         Read ver:
582 936 1 5
                                         if (Tape_status#Error_bits () []) then begin
583 938 1 6
                                             writeln(' Fatal read error on source at block ', count);
584 939 1 6
                                             copy_end := true;
585 940 1 6
                                             and (*if*)
586 941 1 5
                                         else if EOF in Tape status then begin
588 943 1 6
                                             writeln(count, 'blocks written, EOF mark detected. ');
589 944 1 6
                                             if (Last_op_EOF and ANSI and (Input_buf.Write_data[0] = 'E'))
                                                     or (Last op EOF and (not ANSI)) then begin
590 947 1 7
                                                 writeln(' End of tape detected, end of copy');
591 948 1 7
                                                 copy_end := true;
592 950 1 7
                                                 end:
594 952 1 6
                                             Select(dest_unit, Tape_dataEdest_unit]);
595 953 1 6
                                             Write_EOF;
596 954 1 6
                                             Last_op_EOF := true;
597 955 1 6
                                             count := 0:
598 957 1 5
                                         end(#if#)
599 959 1 5
                                         else begin
600 961 1 6
                                             Select(dest_unit, Tape_dataEdest_unit]):
601 762 1 6
                                             Input_buf.Write_data := Output_buf.Read_data;
602 963 1 6
                                             Input_buf.Count_in := Data_size;
603 964 1 6
                                             Retry_cnt := Max_retrys:
604 965 1 6
                                             Write vert
605 766 1 6
                                             if (Tape_status#Error_bits () []) then begin
505 758 1 7
                                                writeln(' Fatal write arror on destination tape.';
607 969 1 7
                                                copy_and := true;
```

SERIES-III Pascai-86, V3.0 TAPE_COPY

16/06/86 PAGE 36 TAPE_CONTROLLER_MAIN

STAT	1115	NE C	TING	SOURCE TEXT: :F3:ADMTCN.SRC				
608	97:	4	7	end				
	972		ó	else count := count + 1;				
	973			Last_op_ECF := false;				
	974			endi				
644	976	dyred	6.0	until copy_end;				
516	978	proje	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Write of the				
617	979		4	writeln;				
	780			write(' Hit return to continue.');				
	781			readla;				
620	783	g- refor	4	end(*if*);				
622	985	4	3	end(*if*);				
624	987	4	2	until copy_end;				
626	789	1	1	Select(source_unit, Tape_dataEsource_unit]);				
627	790	1	#	Rewind_tape;				
628	991	1	1	Select(dest_unit, Tape_dataEdest_unit]);				
629	992	4	4	Rewind_tape;				
630	994	1	4	end;				

16/06/85 PAGE 37 TAPE_CONTROLLER_MAIN

STAT LINE MESTING

SOURCE TEXT: :F3:ADMTCN.SRC

631 1000 0 0

procedure Local_ops:

(* This procedure allows the user to execute various operations directly on the tape units. All operation which involve data are done on a local buffer. The following operations may be performed:

- 1. Select a unit.
- 2. Read a block into the local buffer.
- 3. Write a block from the local buffer.
- 4. Write a block with a long inter-record gap.
- 5. Write a tape mark.
- 6. Space forward or backward by a specified number of blocks.
- 7. Set the read threshold either low (normal) or high.
- 3. Rewind the unit.
- 9. Set the unit off-line.
- 10. Display and addify the local buffer.
- 11. Display diagnostics information on the information stored in the local buffer.
- 12. Change the size of the local buffer.

*)

	1033			const			STAPE TEST MADRY ':
633	1034	*	0		Test_msg_len	=	16;
	1037			7.EV	Total_count	2 2	integer;
635	1038	4	0		Line_count	1	integer;
536	1039	1	0		Char_count	1	integer;
637	1040	1	Ů		.i	2	integer:
538	1041	4	0		Local_ops_axit	8	boolean;
639	1042	1	0		Cad_retry		
640	1043	1	0		Display_buf	2 4	packed array [015] of char;
541	1044	4	0		Display_exit		
642	1045	4	0		Parity		boolean;
643	1046	é i	0		State_val		
644	1047	4	0		dummy_char		char i
	1048				local_ops_esg		Out_string;
	1049				local_ops_int		
	1050				local_ops_d_en		boolean;
418	1052	4	3	hagia			

```
SERIES-III Pascal-86, V3.0 LOCAL OPS
```

16/06/86 PAGE 38 TAPE_CONTROLLER_MAIN

```
SCURCE TEXT: :F3:ADMTCN.GRC
STAT LINE WESTING
648 1054 1 1
                          for : := 0 to Test_asg_len - i do Output_buf.Read_dataCil := Test_asgCi + il;
650 1055 1 1
                          Data_size := Test_msg_len;
651 1056 1 1
                          Local_ops_exit := false:
 652 1057 1 1
                          local_ops_msg := blanks;
 653 1058 1 1
                          local_ops_int := 0;
654 1059 1 1
                          local_ops_d_en := faise;
655 1061 1 1
                          While not Local_ops_exit do begin
                              i := Menu(Local_ops_menu, local_ops_d_en, local_ops_msg, local_ops_int);
656 1063 1 2
 657 1064 1 2
                              local_ops_asg := blanks;
 658 1065 1 2
                              local ops int := 0:
 659 1066 1 2
                              local_ops_d_en := false;
660 1068 1 2
                              case i of
 661 1070 1 3
                              1 : Set_unit_num;
662 1072 1 3
                              2 : begin
                                      (* Read a block, *:
 662 1076 1 4
                                      Data_size := 8192;
663 1077 1 4
                                      Read_block(Output_buf.Read_data, Oata_size);
 664 1078 1 4
                                      local_ops_msg := '
                                                                    Read block size : ':
 565 1079 1 4
                                      local_ops_int := Data_size;
 666 1080 1 4
                                     local_ops_d_en := true;
 667 1082 1 4
                                end:
 669 1084 1 3
                              3 : Write_block(Output_buf.Read_data, Data_size);
670 1086 1 3
                              4 : Write_with_long_gap(Output_buf.Read_data, Data_size);
671 1088 1 3
                              5 : Write_eof;
672 1090 1 3
                           6 : begin
                                     (* Space forward. *)
 672 1094 1 4
                                      i := 1;
 673 1095 1 4
                                      Get_value('
                                                       Input number of blocks ', i, 0, 30000);
674 1096 1 4
                                      Space(i);
 675 1097 1 4
                                      iocal_ops_asg := '
                                                          Number of blocks spaced : ':
676 1098 1 4
                                     local_ops_int := i;
677 1099 1 4
                                     local_ops_d_en := true;
678 1101 1 4
                                 end:
 680 1103 1 3
                              7 : begin
                                      (* Space backward. *)
680 1107 1 4
                                     i 1= 1;
```

```
SERIES-III Pascal-86, V3.0
LOCAL OPS
                     SOURCE TEXT: :F3:ADMTCN.SRC
STAT LINE MESTING
681 1108 1 4
 682 1110 1 4
 683 1111 1 4
664 1112 1 4
685 1113 1 4
 686 1114 1 4
 687 1116 1 4
689 1118 1 3
 690 1120 1 3
 691 1122 1 3
```

PAGE 39 16/06/86 TAPE_CONTROLLER_MAIN

```
Get value ('
                                                       input number of blocks ', i, 0, 30000);
                                     i := -i;
                                     Space(i):
                                     local_ops_msg := ' Number of blocks spaced : ';
                                     local_ops_int := i;
                                   local_ops_d_en := true;
                                 andi
                             8 : Set_RTH_high;
                             9 : Set_RTH_low;
                             10 : Rewind_tape;
692 1124 1 3
                             11 : Off_line;
693 1126 1 3
                             12 : begin
                                     (* Display the local buffer. *)
493 1130 1 4
                                     Display_exit := false;
674 1131 1 4
                                     Total_count := 0;
595 1132 1 4
                                     while not Display_exit do begin
494 1134 1 5
                                         Line_count := 0;
107 1175 1 =
                                         while (not display_exit) and (Line_count < 20) do begin
698 1:37 1 5
                                             if Total_count ( Data_size them write(Total_count)4, ' ');
700 1138 1 5
                                             Char_count := 0;
701 1139 1 6
                                             while Char_count < 15 to
702 1141 1 6
                                                 if Total_count < data_size then begin
703 1143 1 7
                                                     Disp_hex(Output_buf.Read_data[Total_count]);
704 1144 1 7
                                                     Display_buf[Char_count] :=
                                                         Ascii_char(Output_buf.Read_data[Total_count]);
705 1146 1 7
                                                     Total_count := Total_count + 1;
706 1147 1 7
                                                     Char_count := Char_count + 1:
707 1148 1 7
                                                   and
708 1150 1 6
                                                 else begin
709 1152 1 7
                                                     write(' ');
710 1153 1 7
                                                     Display_buf[Char_count] := ' ';
711 1154 1 7
                                                     Char_count := Char_count + 1;
712 1155 1 7
                                                     Display_exit := true;
713 1156 1 7
                                                 end(twhilet);
715 1158 1 6
                                             for i := 0 to 15 do write(Display_buf[i]);
717 1159 1 6
                                             writeln;
718 1160 1 6
                                             Line_count := Line_count + 1;
719 1162 1 6
                                         end;
```

```
SERIES-III Pascal-86, V3.0
```

16/06/36 PAGE 40 TAPE_CONTROLLER_MAIN

```
SOURCE TEXT: :F3:40#TCN.SRC
STAT LINE NESTING
721 1164 1 5
                                      write('Hit return for gore');
 722 1166 1 5
                                      if not gold then Display exit := true;
 724 1187 1 5
                                      readin:
 725 1168 1 5
                                      end:
 727 1169 1 4
                                  end:
729 1171 1 3
                              13 : begin
                                      (* Modify the local buffer. *)
 729 1175 1 4
                                      Cmd_retry := false:
 730 1176 1 4
                                      repeat
 730 1178 1 5
                                          if Cad_retry then writeln('Number selected not in buffer');
 732 1179 1 5
                                          write(' Number of first data byte to modify (0..', Data_size, '1:';
 733 1180 1 5
                                          Cad_retry := true;
734 1182 1 5
                                      until Get_int_in_range(i, 0, Data_size);
 736 1184 1 4
                                      i := i - 1;
 737 1185 1 4
                                      dummy_char := Output_buf.Read_data[i];
 738 1186 1 4
                                      repeat
 738 1188 1 5
                                          Output_buf.Read_data[i] := dummy_char;
 739 1189 1 5
                                          i := i + 1;
 740 1190 1 5
                                          dummy_char := Output_buf.Read_data[i];
 741 1191 1 5
                                          write(i:4, ' ');
 742 1192 1 5
                                          Disp_hex(dumay_char);
 743 1193 1 5
                                          dummy_char := Ascii_char(dummy_char);
 744 1195 1 5
                                          write(''',duamy_char,''','');
745 1196 1 5
                                          write('/');
746 1198 1 5
                                      until not Get_char_in_range(dummy_char, 0, 255);
748 1200 1 4
                                  end:
 750 1202 1 3
                              14 : begin
                                       (* Display diagnostics information. *)
 750 1206 1 4
                                      Total count := 0:
 751 1207 1 4
                                      Display_exit := false;
 752 1208 1
                                      repeat
 752 1209 1 5
                                          Line_count := 0;
753 1210 1 5
                                          repeat
 753 1211 1 6
                                              write(Total_count:4, '');
754 1212 1 6
                                              Dummy_char := Output_buf.Read_dataETotal_countl:
 755 1213 1 6
                                              Disp_hex(dummy_char);
 756 1214 1 6
                                              Diag(Output_buf.Read_data, Total_count, Parity, State_.al);
 757 1215 1 6
                                              write(' State = ', State_val);
 758 1216 1 6
                                              if parity then writeln(' Parity error.')
 759 1217 1 6
                                              else writein:
```

```
SERIES-III Pascal-86, V3.0 LOCAL OPS
```

16/08/86 PAGE 41 TAPE_CONTROLLER_MAIN •

```
STAT LINE MESTING
                      SOURCE TEXT: :F3:AOMTCW.SRC
761 1218 1 5
                                             Total_count := Total_count + 1;
762 1219 1 à
                                             Line_count := Line_count + 1;
763 1220 1 6
                                             if Total_count > Data_size then Display_exit := true;
765 1221 1 6
                                         until Display exit or (Line_count = 20);
767 1222 1 5
                                         write('Hit return to continue'):
768 1223 1 5
                                         if not eoln then Display_exit := true;
770 1224 1 5
                                         readin:
771 1225 1 5
                                     until Display_exit;
773 1226 1 4
                                 end:
775 1229 1 3
                            15 : begin
                                    (# Change the buffer size, #)
775 1233 1 4
                                    Cmd_retry := false;
776 1234 1 4
                                     repeat
776 1236 1 5
                                         if Cad_retry then writeln ('Requested buffer size is out of range.');
778 1237 1 5
                                         Cad_retry := true;
779 1238 1 5
                                         writeln(' Current buffer size : '. Data_size);
780 1239 1 5
                                         write(' Enter new buffer size :');
781 1241 1 5
                                     until Get_int_in_range(Data_size, 1, 8192);
783 1243 1 4
                                 end:
785 1245 1 3
                            16 : Local_ops_exit := true;
786 1247 1 3
                          end(#case#);
788 1249 1 2
                          end(twhilet);
790 1251 1 1
                      end:
```

\$EJECT

SOURCE TEXT: :F3:ADMTCN.SRC

STAT LINE NESTING

16/06/86 PAGE 42 TAPE_CONTROLLER_MAIN

```
791 1257 0 0
                      procedure System_functions;
                      (# This procedure is the system function menu. System parameters are set here
                      as follows :
                          1. Data link and terminal band rates.
                          2. Terminal type.
                          3. The timing parameters of each tape unit may be changed.
                          4. The frame and block diagnostics system may be enabled or disabled.
                      £)
792 1272 1 0
                              Sys_func_exit : boolean;
                      Var
793 1274 1 0
                      begin
793 1276 1 1
                          Sys_func_exit := false;
794 1278 1 1
                          While not Sys_func_exit do case Menu(System_menu, false, blanks, 0) of
796 1280 1 2
                              1 : Set_baud(0, (Menu(Baud_menu, false, blanks, 0)-1));
797 1282 1 2
                              2 : Set_baud(1, (Menu(Baud_menu, false, blanks, 0)-1));
798 1284 1 2
                              3 : Term_type := Menu(Term_menu, false, blanks, 0);
799 1286 1 2
                              4 : begin
799 1288 1 3
                                      Set_unit_num;
800 1289 1 3
                                      Get_value('
                                                               Master clock
                                          Tape_data[Unit].Master_clock, 1, 30000);
801 1291 1 3
                                      Get_value('
                                                            Short gap count
                                          Tape_data[Unit].Short_gap, 1, 30000);
802 1293 1 3
                                      Get_value('
                                                             Long gap count
                                          Tape_data[Unit].Long_gap, 1, 30000);
803 1295 1 3
                                      Get_value('
                                                    Normal start gap length
                                          Tape_dataCUnit].Start_norm, 1, 30000);
804 1297 1 3
                                      Get_value('
                                                       EOF start gap length
                                          Tape_data[Unit].Start_norm, 1, 30000);
805 1299 1 3
                                      Get_value('
                                                      Read start gap length
                                          Tape_data[Unit].Start_read, 1, 30000);
806 1301 1 3
                                      Set_value(' Tape stop gap length
                                          Tape_data[Unit].Stop, 1, 30000);
807 1304 1 3
                                 and;
809 1306 1 2
                              5 : Block_diag := true;
810 1308 1 2
                              6 : Block_diag := false;
```

SERIES-III Pascal-86, V3.0 SYSTEM_FUNCTIONS

16/06/86 PAGE 43 TAPE_CONTROLLER_MAIN

	LINE 1310			SOURCE			: :F3:AOMTCN.SRC Frame_diag := true;	
812	1312	4	2		S	2 4	Frame_diag := false;	
813	1314	1	2		9	2	Sys_func_exit := tru	e ;
814	1316	1	2	end	(±c	3	se*);	
816	1318	4	#	end;				
				\$EJECT				

SERIES-III Pascal-86, V3.0

16/06/86 PAGE 44 TAPE CONTROLLER MAIN

STAT LINE WESTING

SOURCE TEXT: :F3:ADMTCN.SRC

\$interrupt(Black rec)

(* This procedure is the remote mode control procedure. It is initiated by the block received interrupt generated by the block IO module. Command blocks consist of the following:

: byte specifying the required operation. The lower 6 bits are the opcode, bit 6 the ANSI tape format bit and bit 7 the retry suppress bit.

Unit number: byte specifying the logical unit number.

: status of the tape unit saved from the previous operation.

This is a 16 bit word.

Count value: This is a 16 bit integer specifying either the number of bytes of data in the block transferred, the maximum number of data bytes which may be returned, or the number of

blocks or files to be spaced.

Data bytes : A variable number of data bytes to maximum of 8192.

This block is processed and a return block generated. This has the following format :

: status of the unit as described above.

Count

: count value resulting from the operation as described above. Note that for status operations this contains the unit status in the format same format as the status word.

Return code : this is the PDP AID return code.

Note that the values returned for count and status are the PDP status words one and two.

4)

	317	1362	0	0	procedure	Block_rec;
--	-----	------	---	---	-----------	------------

818	1365	1	0	var	cad	:	integer
819	1366	1	0		No_retrys		boolean
820	1367	4	0		Blk_cnt	8	integer
321	1368	d i	0		Space_dir		integer
822	1369	1	0		i		integer

823 1372 1 0 begin

823 1374 1 1 824 1375 1 1

ENABLEINTERRUPTS: Block_in(Input_buf);

```
SERIES-III Pascal-86, V3.0
BLOCK REC
```

16/06/86 PAGE 45 TAPE_CONTROLLER_MAIN

```
SOURCE TEXT: :FJ:ADMTCN.SRC
STAT LINE HESTING
825 1376 1 1
                          cad := ord(Input_buf.Opcode);
826 1377 1 1
                          LUN := ord(Input_buf.Unit_num);
                                                             (* Set the physical unit number. *)
827 1378 1 1
                          Unit := Unit_tableCLUN];
828 1379 1 1
                          Output_buf.Tape_status_out := Input_buf.Tape_status_in;
                          Output_buf.Ret_code := IS_SUC; (* Assume ali OK. *)
829 1380 1 1
                          Data size := 0;
830 1381 1 1
831 1382 1 1
                          Output_buf.Count_out := 0;
832 1385 1 1
                          if and 0127 then begin (# Check the retry suppress bit. #)
833 1386 1 2
                              cmd := cmd - 128;
834 1387 1 2
                            Retry_cnt := 1:
835 1388 1 2
                              and
836 1389 1 1
                          else Retry_cnt := Max_retrys;
838 1391 1 1
                          if and > 63 then begin
                                                   (# Check the ANSI tape bit. #)
839 1393 1 2
                              cad := cad - 64;
840 1394 1 2
                            ANSI := true;
341 1396 1 2
                              end
842 1397 1 1
                          else AMSI := false;
844 1399 1 1
                          Select(Unit, Tape_data[Unit]);
845 1400 1 1
                          Cntri_status(Tape_status);
846 1402 1 1
                          if (BOT in Tape_status) or (EOF in Input_buf.Tape_status_in) then Last_op_EOF := true
847 1403 1 1
                              else Last_op_EOF := false;
                                                         (* This is needed for the end of volume check. *)
349 1405 1 1
                          if Block dias then begin
850 1406 1 2
                              writeln('Cad code = ', cad);
851 1407 1 2
                              writeln('Unit number = ', LUN);
852 1408 1 2
                              Display_status(Input_buf.Tape_status_in);
853 1409 1 2
                              if ANSI then writeln('ANSI labeled tape');
855 1410 1 2
                              writeln('Input count = ',Input_buf.Count_in);
856 1411 1 2
                          end:
858 1414 1 1
                          if not (S_err in Tape_status) then begin
859 1416 1 2
                            case cad of
860 1418 1 3
                                  RLB_cad : if Input_buf.Count_in >= 8 then begin
                                             (* Read logical block. *)
861 1422 1 4
                                             Data_size := Input_buf.Count_in;
862 1423 1 4
                                             Read_ver;
863 1424 1 4
                                             Set_code;
864 1425 1 4
                                             Ver_check:
865 1426 1 4
                                             if (Data_size < 8) and not (EOF in Tape_status) then
866 1427 1 4
                                                 Output_buf.Ret_code := IE_88E;
867 1429 1 4
                                             Output_buf.Count_out := Data_size:
368 1430 1 4
                                             if Output_buf.Ret_code = IE_EOT then Output_buf.Ret_code := IS_SUC;
```

SERIES-III Pascal-86, V3.0 BLOCK_REC

16/06/86 PAGE 46 TAPE_CONTROLLER_MAIN

THIE	LINE	WE	STING	SOURCE TEXT: :F3:AOMTCN.SRC
	1432 1433			if Output_buf.Ret_code = IE_EOF then Output_buf.Count_out := 2; end
873	1435	4	3	else Output_buf.Ret_code := IE_SPC;
876	1437 1438 1439	4:4	3	WLB_cmd : if not ((HWL in Tape_status) or (SWL in Input_buf.Tape_status_in)) than if (Input_buf.Count_in >= 14) and (Input_buf.Count_in <= 8192) then begin
				(* Write logical block. *)
877	1443	4	4	Data_size := Input_buf.Count_in;
879 880 581 882	1445 1446 1447 1448 1449 1450	1		Write_ver; Set_code; Ver_check; Output_buf.Count_out := Data_size; if Data_size < 14 then Output_buf.Ret_code := IE_BBE; Data_size := 0;
385	1452	1	4	· end
	1454 1455			else Output_buf.Ret_code := IE_SPC else Output_buf.Ret_code := IE_WLK;
	1457 1458			EOF_cmd : if not ((HWL in Tape_status) or (SWL in Input_buf.Tape_status_in)) then begin
				(* Write a tape mark. *)
891 892 893	1462 1463 1464 1465 1466		4	Write_EOF; Cntrl_status(Tape_status); if (Tape_status#Error_bits <> []) then Output_buf.Ret_code :=
895	1468	1	4	and
394	1470	1	3	else Output_buf.Ret_code := IE_WLK;
398	1473	1	3	SPB_cmd : begin
				(* Space blocks. *)
899 900 901 902	1477 1478 1479 1480 1481 1482		4 4 4	Output_buf.Count_out := Input_buf.Count_in; Space(Output_buf.Count_out); Cntrl_status(Tape_status); Set_code; if (Input_buf.Count_in > 0) and (Output_buf.Count_out = 0) then EOV_test;
904	1464	4	<u>#</u>	Data_size := 0;

16/06/86 PAGE 47 TAPE_CONTROLLER_MAIN

	LINE 1486			SOURCE TEXT: :F3:ADMTCN.SRC Output_buf.Count_out := abs(Output_buf.Count_out);
906	1488	profes	4	end:
908	1490	4	3	SPF_cmd : begin
				(* Space files. *)
	1494			<pre>if Input_buf.Count_in > 0 then Space_dir := 1 else Space_dir := -1;</pre>
911	1497	de de	4	Output_buf.Count_out := Input_buf.Count_in;
	1499	-	-	while (Output_buf.Count_out <> 0) and (not (EOV in Tape_status)) do begin
911	1502 1503 1504 1505 1506 1507	1 1 1	5 5 5 5	Blk_cnt := MAXINT*Space_dir; Space(Blk_cnt); Cntrl_status(Tape_status); if (Space_dir = 1) and (Blk_cnt = 0) then EOV_test; Last_op_EOF := true; Output_buf.Count_out := Output_buf.Count_out - Space_dir; if EOT in Tape_status then Output_buf.Ret_code := IE_EOT;
922	1510	# 1	5	end;
92	1512	1	\$	Output_buf.Count_out := Input_buf.Count_in - Output_buf.Count_out;
925	1514	R å	Ą	Data_size := 0:
920	1516	1	看	Output_buf.Count_out := abs(Output_buf.Count_out);
927	1518	40.4	4	end;
929	1521	Ap	3	RWD_cmd : begin
	1523 1524		4	Rewind_tape; Catrl_status(Tape_status);
931	1526	1	4	end;
93	1529	4	3	RWU_cad : begin
93	1531 1532 1533	1		Rewind_tape; Off_line; Cntrl_status(Tape_status);
930	1536	4	4	end;
938	1538	4	3	STC_cmd : Degin

SERIES-III Pascal-86, V3.0 SLOCK_REC :5/06/86 PAGE 48 TAPE_CONTROLLER_MAIN

STAT	LINE	MES	TING	SOURCE TEXT: :F3:ADMTCN.SRC and returned in the count field. *)
	1543 1544			<pre>Input_buf.Write_blockC22 := Input_buf.Write_blockC43; Input_buf.Write_blockC33 := Input_buf.Write_blockE53;</pre>
940	1546	1	4	Output_buf.Tape_status_out := Output_buf.Tape_status_out
	1549 1550	_		Output_buf.Read_block[2] := Output_buf.Read_block[0]; Output_buf.Read_block[3] := Output_buf.Read_block[1];
943	1552	4	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Tape_status := Tape_status + CEOF, EOVJ*Input_buf.Tape_status_in;
944	1554	1	4	end;
946	1556	1	3	SMO_cmd : begin
				(* Set characteristics and mount tape. This is the same STC except that the operation is rejected if the unit is not at SGT and ready. *)
946	1562	1	4	if not (BOT in Tape_status) then Output_buf.Ret_code := IE_FHE;
	1564 1565			<pre>Input_buf.Write_block[2] := Input_buf.Write_block[4]; Input_buf.Write_block[3] := Input_buf.Write_block[5];</pre>
950	1567	4	4	Output_buf.Tape_status_out := Output_buf.Tape_status_out
-	1570 1571	_		Output_buf.Read_block[2] := Output_buf.Read_block[0]; Output_buf.Read_block[3] := Output_buf.Read_block[1];
953	1573	1	4	Tape_status := Tape_status + [EOF, EDV]*Input_buf.Tape_status_in;
954	1575	1	#	end †
956	1577	di se	3	SEC_cmd : begin
				(* Sense characteristics. They are passed in the count field. *)
	1582 1583			Output_buf.Read_block[2] := Output_buf.Read_block[0];
				Output_buf.Read_block[3] := Output_buf.Read_block[1];
	1585			Tape_status := Tape_status + CEOF, EOV]*Input_buf.Tape_status_in;
	1587			end;
	1539			otherwise Output_buf.Ret_code := IE_IFC;
	1591			and;
	1593			end
766	1595	Ī	-	eise Output_buf.Ret_code := IE_FHE;

SERIES-III Pascal-86, V3.0 BLOCK_REC

16/06/86 PAGE 49 TAPE_CONTROLLER_MAIN

STAT	LINE	NES	TING	SOURCE TEXT: :F3:ADMTCN.SRC
968	1598	81-1-4	1	Output_buf.Tape_status_out := Input_buf.Tape_status_in#Hold_bits + Tape_status#Change_bits;
969	1601	1	å L	if Block_diag then writeln('Count out = ',Output_buf.Count_out);
971	1603	40-40	1	3lock_out(Output_buf,Data_size + 6);
972	1605	1	1	and;

\$EJECT

SERIES-III Pascal-86, VJ.O

15/06/86 PAGE 50 TAPE_CONTROLLER_MAIN

STAT LINE MESTING

SOURCE TEXT: :F3:ADMTCN.SRC

(* This is the main program. The controller is initialized, a message is output to the screen and the system waits for either the unit to be set to local mode or a receive interrupt. *)

```
973 1616 0 0
                       begin
973 1618 0 1
                           Tape_data[0].Master_clock := Unit_0_MC;
974 1619 0 1
                           Tape_data[0].Short_gap := 2 * Unit_0_MC;
975 1620 0 1
                           Tape_dataCOl.Long_gap := 12 * Unit_0_MC;
976 1621 0 1
                           Tape_data[0].Start_norm := 700;
977 1622 0 1
                           Tape_dataCOl.Start_long := 3000;
 978 1623 0 1
                           Tape_data[0].Start_EDF := 3000;
 979 1624 0 1
                           Tape_data[0].Start_read := 200;
980 1625 0 1
                           Tape data[0].Stop := 88;
 981 1627 0 1
                           Tape_data[1].Master_clock := Unit_1_MC;
982 1628 0 1
                           Tape_data[1].Short_gap := 2 # Unit_1_MC;
 983 1629 0 1
                           Tape_data[1].Long_gap := 12 + Unit_1_MC;
 984 1630 0 1
                           Tape_data[i].Start_norm := 900;
 985 1631 0 1
                           Tape data[1].Start long := 3000;
 986 1632 0 1
                           Tape_data[1].Start_EOF := 3000;
 987 1633 0 1
                           Tape_data[i].Start_read := 200;
988 1634 0 1
                           Tape_data[1].Stop := 88;
 989 1636 0 1
                           Hold_bits := CP_err, CRC_err, OMA_err, SWL, 16%, xx3;
 990 1637 0 1
                           Error_bits := EP_err, CRC_err, Length_err, DMA_err, Time_err];
 991 1638 0 1
                           Change_bits := CEOT, EOF, S_err, RWD, HWL, BOT, EDVJ;
 992 1639 0 1
                           Status_bits := [P_err, CRC_err, DMA_err, SWL, IGX, xx];
993 1640 0 1
                           Code_errors := [P_err, CRC_err];
994 1542 0 1
                           ANSI := true;
 995 1644 0 1
                           SETINTERRUPT(8lock_rec_int, 8lock_rec);
 996 1646 0 1
                           Unit_table[0] := ;;
997 1647 0 1
                           Unit_table[1] := 0;
998 1650 0 1
                           LUN := 0:
 999 1651 0 1
                           Unit := Unit_table[LUN];
1000 1652 0 1
                           Block_diag := false;
1001 1653 0 1
                           Term_type := 1;
1002 1655 0 1
                           Frame_diag := false;
1003 1658 0 1
                           Init_tape;
1004 1659 0 1
                           Init_block_IO:
1005 1562 0 1
                           ENABLEINTERRUPTS;
```

16/06/86 PAGE 51 TAPE_CONTROLLER_MAIN

```
STAT LINE NESTING
                      SOURCE TEXT: :F3:ADMTCN.SRC
1005 1664 0 1
                        cir screen;
1007 1665 0 1
                         writeln:
1008 1566 0 1
                         writein;
                                                 SERIAL TAPE CONTROLLER');
1009 1667 0 1
                         writela('
1010 1668 0 1
                         writeln('
                                              To enter local mode hit return');
1011 1669 0 1
                         readln;
                                            (* The unit waits here for a CR on the input. *)
1012 1671 0 1
                         DISABLEINTERRUPTS:
1013 1673 0 1
                         while true do case Menu(Main_menu, false, blanks, 0) of
1015 1675 0 2
                          1 : begin
                                     ANSI := false;
1015 1676 0 3
1016 1677 0 3
                                     Tape_copy;
1017 1678 0 3
                                end:
1019 1680 0 2
                            2 : begin
1019 1681 0 3
                                  ANSI := true;
1020 1682 0 3
                                    Tape_copy;
1021 1683 0 3
                               end:
1023 1685 0 2
                            3 : Wipe_tape;
1024 1687 0 2
                            4 : System_functions;
1025 1689 0 2
                            5 : Local_ops;
1026 1671 0 2
                             6 : begin
1026 1692 0 3
                                     writeln('
                                                          To return to local mode hit return');
1027 1693 0 3
                                     EXABLEINTERRUPTS:
1028 1694 0 3
                                    Init_block_10;
1029 1695 0 3
                                    readln;
                                                       (* So wait for the next local mode request. *)
1030 1696 0 3
                                    DISABLEINTERRUPTS:
1031 1697 0 3
                                 end;
1033 1699 0 2
                           and (#case#);
1035 1701 0 1
                      end.
```

Summary Information:

PROCEDURE	DEFSET	CODE	SIZE	DATA SIZE	STACK	SIZE
DISPLAY_STATUS	OBF4H	0223H	5470		H3000	140
CAP	0E17H	002EH	460		0004H	60
VAL	0E45H	003BH	590		HA000	100
IN_INT	0E80H	029EH	6700		0046H	700
GET_INT_IN_RANGE	111EH	0032H	500		000CH	120
GET_CHAR_IN_RANGE	1150H	0040H	640		0012H	180
GET_VALUE	1190H	OOCAH	2020		0010H	160
CLR_SCREEN	125AH	00E8H	2320		0014H	200
HENU	1342H	OODEH	2220		0016H	220
MAIN_MENU	1420H	0132H	3060		0010H	160

SERIES	-111	935.73	-84.	W7	A
SERIES	-111	, dotd	- CO :	This !	v

Summary Information

16/06/86 PAGE 52 TAPE_CONTROLLER_MAIN

SYSTEM_HENU	1552H	0198H	4110			0010H	150
TERM_MENU	16EDH	OOEJH				H0100	150
BAUD_MENU	1700H	01844				0012H	180
LOCAL_OPS_MENU	1954H	0209H				0010H	160
HEX_DIGIT_OUT	1850H	0040H				000AH	100
DISP_HEX	189DH	0041H				HA000	100
ASCII_CHAR	130EH	0028H				0006H	60
SET_UNIT_NUM	1C06H	OOAEH				001CH	
8S_READ	1CB4H					0012H	
WRITE_VER	1006H	OOACH				0012H	
READ_VER	1082H	0049H				0010H	
SET_CODE	10F8H	002AH				0006H	
VER_CHECK	1E25H	002BH				H9000	
EOV_TEST	1E50H	0047H				H3000	
WIPE_TAPE	1E97H	0148H	3280			0010H	160
TAPE_COPY	1FDFH	0379H	8890			001EH	300
LOCAL_OPS	2358H	OSEOH				007AH	
SYSTEM_FUNCTIONS		0260H				0034H	520
BLOCK_REC	2B98H	04C5H				0034H	520
TAPE_CONTROLLER_MAIN		022EH		28FFH	104940		440
-CONST IN CODE-	202011	OBF4H	30600	201 611	441718	447411	110
AGUG! IN COPE		VWI TH	20000				
Total		328BH	129390	28FEH	104940	0302H	7700

1841 Lines Read. O Errors Detected.

Dictionary Summary:

120KB Memory Available.
20KB Memory Used (16%).
OKB Disk Space Used.
9KB out of 16KB Static Space Used (56%).

APPENDIX G

SOFTWARE BUILD INFORMATION

```
1. The PDP-11 device driver. The following series of command are
used to build the device driver. Note that the user's terminal
must be privileged.
UIC 100,4
DL1:
MAC
MATBL, MATBL/-SP=LB:[1,1]EXEMC/ML,LB:[11,10]RSXMC,SY:[100,34]MATBL
MADRV, MADRV/-SP=LB:[1,1]EXEMC/ML,LB:[11,10]RSXMC,SY:[100,34]MADRV
UIC 1,54
TKB
DLO:MADRV/-HD/-MM,,DLO:MADRV=
SY:[100,34]MADRV,SY:[100,34]MATBL
LB:RSX11M.STB/SS
LB:[1,1]EXELIB/LB
STACK=0
PAR=GEN:120000:4000
11
```

- 2. Tape controller software. A currently configured, the tape controller makes use of a downloaded program, but the software is designed to be programmed into EPROM. The sequence of commands used both to build the downloaded program as well as the Romable version are given below:
- 2.1. The following command are entered to build the downloadable version. Note that this sequence builds a HEX file which must be down loaded to the tape controller module. Note also that in order to fit both the program and the data into RAM, the main buffers have been reduces in size to 5000 bytes. As the PDP-11 never generates blocks of greater than 2048 characters this has no adverse effect.

run pasc86 :f3:admtcn.src
run pasc86 :f3:admbcm.src

run asm86 :f3:admpio.asm

run asm86 :f3:admtio.asm

run asm86 :f3:admcom.asm

run asm86 :f3:admil8.asm

run link86 :f3:admtcn.obj, :f3:admbcm.obj, p86rn0.lib, &

:f3:admtio.obj, :f3:admcom.obj, p86rnl.lib, :F3:admpio.obj, &

rtnull.lib, 87null.lib ma pl sb ty

run loc86 :f3:admtcn.lnk ma pl sb

run :F2:oh86 :f3:admtcn

2.2. The following sequence of commands is used to build the version for programming into EPROM. The start address of the EPROM is dependant on the EPROMs used, and it's SEGMENT address is represented here as XXXXXH. The EPROM block is always contiguous, and ends at FFFFFH...

run pasc86 :f3:admtcn.src

run pasc86 :f3:admbcm.src

run asm86 :f3:admpio.asm

run asm86 :f3:admtio.asm
run asm86 :f3:admcom.asm
run asm86 :f3:admil8.asm
run link86 AS(Main(XXXX6H) :f3:admil8.obj, :f3:admtcn.obj,
:f3:admbcm.obj, p86rnO.lib, :f3:admtio.obj, :f3:admcom.obj,
p86rnl.lib, :F3:admpio.obj, rtnull.lib, 87null.lib ma pl sb ty
run loc86 AD(CS(CODE(XXXXOH)) IC(XXXXOH) :f3:admtcn.lnk ma pl sb
run :F2:oh86 :f3:admtcn

APPENDIX H

PASCAL-86 V3 FAULTS

During this project two serious fault were discovered in the Pascal-86 compiler:

- 1. Under the Large memory model invalid object records are produced. The compiler produces code on the assumption that all segments will start on a paragraph boundary, but produces object files specifying byte aligned segments. This has no effect when a program is run on the host, as memory can only be allocated on a paragraph boundary. However, when used on a target system, after linkage and location, the program will fail.
- 2. The run-time system executes an undocumented call to the memory allocation routine (TQALLOCATE) while initializing. If a 48 byte segment is not allocated the program will crash.