# Computational Circuits Based On Cmos Operating In Subthreshold Region 

 BYEyas Saleh Al-Suhaibani

A Thesis Presented to the DEANSHIP OF GRADUATE STUDIES KING FAHD UNIVERSITY OF PETROLEUM \& MINERALS

DHAHRAN, SAUDI ARABIA

In Partial Fulfillment of the Requirements for the Degree of MASTER OF SCIENCE In

Electrical Engineering

April 2014

# KING FAHD UNIVERSITY OF PETROLEUM \& MINERALS 

## DHAHRAN- 31261, SAUDI ARABIA

## DEANSHIP OF GRADUATE STUDIES

This thesis, written by Eyas Saleh Al-Suhaibani under the direction his thesis advisor and approved by his thesis committee, has been presented and accepted by the Dean of Graduate Studies, in partial fulfillment of the requirements for the degree of MASTER OF SCIENCE IN ELECTRICAL ENGINEERING.


Dr. Ali Ahmad Al-Shaikhi Department Chairman


Dr. Salam A. Zummo
Dean of Graduate Studies


Dr. Munir A. Al-Absi
(Advisor)


Dr. Muhammad Abuelma'atti (Member)


Dr. Saad M. Al-Shahrani (Member)
© Eyas Saleh Al-Suhaibani 2014

## ACKNOWLEDGMENTS

First and foremost, I thank ALLAH for all the blessings and wonderful opportunities he has bestowed upon me in my life. It is only by his grace that I have had the ability and strength to overcome life's challenges. May peace and blessing be upon his prophet Mohammed (PBUH), his family and his companions.

My deep appreciation goes to my thesis advisor, Dr. Munir Al-Absi, for his help, support, and many hours of attention he devoted during this work. Thanks are also due to my thesis committee members (Dr. Muhammad Abuelma'atti and Dr. Saad M. AlShahrani) for their help and support they provided during this work. Heartfelt thanks are also due to Dr. Alaa El-Din Hussein, for his great help in resolving many technical issues. Also, I would like to thank my colleagues and friends who helped me through my study.

Acknowledgment is due to King Fahd University of Petroleum and Minerals for supporting this research.

I wish to express my heartfelt gratitude to my parents for their encouragement, prayers and continuous support. Also, I would like to express my sincere appreciation to my dear wife for her great patience and motivation. I owe great thanks to my brothers and sisters for their encouragement.

## TABLE OF CONTENTS

ACKNOWLEDGMENTS ..... IV
LIST OF TABLES ..... VII
LIST OF FIGURES ..... VIII
LIST OF ABBREVIATIONS ..... X
ABSTRACT (ENGLISH) ..... XI
ABSTRACT (ARABIC) ..... XII
CHAPTER 1 INTRODUCTION ..... 1

1. 1 Background ..... 1
1.1.1 Translinear Principle in BJTs .....  1
1.1.2 Translinear Principle in MOSFETs ..... 2
2. 2 Design Considerations for MOFETs operating in Subthreshold Region .....  .5
3. 3 Motivation ..... 6
1.4 Problem Definition ..... 6
4. 5 Thesis Organization ..... 7
CHAPTER 2 LITERATURE REVIEW ..... 8
5. 1 Multipliers ..... 9
2.1.1 Four-Quadrant analog Multiplier/Divider .....  9
2.1.2 VLSI Analog Multiplier/Divider Circuit. ..... 11
2.1.3 Four quadrant Multiplier. ..... 12
6. 2 Comparison ..... 13
7. 3 Squaring and square rooting circuits ..... 14
CHAPTER 3 PROPOSED CMOS CURRENT-MODE ANALOG MULTI-FUNCTIONS CIRCUIT ..... 17
8. 1 Proposed circuit ..... 17
3.1.1 Four-quadrant multiplier ..... 19
3.1.2 Two-quadrant divider ..... 20
3.1.3 Current Mode Differential Amplifier ..... 20
3.1.4 Differential Input Single Output Current Amplifier ..... 21
3.1.5 Controllable Gain Current Amplifier ..... 21
9. 2 Simulation Results ..... 22
10. 3 Mismatch Analysis ..... 30
3.3.1 Threshold voltage mismatch ..... 30
3.3.2 Channel length mismatch ..... 32
3.4 Layout and Post Layout Simulation ..... 36
CHAPTER 4 NEW CMOS CURRENT-MODE SQUARE ROOTING CIRCUIT USING MOSFET IN SUBTHRESHOLD ..... 37
11. 1 Proposed circuit ..... 37
12. 2 Simulation Results ..... 39
13. 3 Mismatch Analysis ..... 41
4.3.1 Threshold voltage mismatch ..... 41
4.3.2 Channel length mismatch ..... 43
CHAPTER 5 A NEW MULTI-INPUT ANALOG MULTIPLIER ..... 48
$5.1 \quad$ Proposed circuit ..... 48
5.2 Simulation Results ..... 50
5.3 Mismatch Analysis ..... 53
5.3.1 Threshold voltage mismatch ..... 53
5.3.2 Channel length mismatch ..... 55
CHAPTER 6 CONCLUSION AND FUTURE WORK ..... 58
6.1 Conclusion ..... 58
6.2 Future Work ..... 58
REFERENCES ..... 59
VITA ..... 62

## LIST OF TABLES

Table 1: Simulation results of some reported works in the literature. ....................................... 13
Table 2: Functions that can be implemented using the proposed multi-function circuit. ............ 19
Table 3: Transistors aspect ratio of the proposed multi-function circuit. ................................... 22
Table 4: Performance comparison. ......................................................................................... 35
Table 5 Transistors aspect ratios of the proposed square rooting circuit.................................. 39
Table 6: Comparison between the proposed controllable gain square rooting circuit and the....................................................................................................................
circuit in [26]. ........
Table 7: Transistors aspect ratio of the proposed multi-input multiplier................................... 50

## LIST OF FIGURES

Figure 1.1: Translinear loop formed by BJTs ..... 2
Figure 1.2: Translinear Loop in MOSFET [1]. ..... 3
Figure 1.3: Subthreshold characteristics for NMOS and PMOS transistors under different $\mathrm{V}_{\mathrm{DS}}$ conditions and for different values of $\mathrm{V}_{\mathrm{SB}}$ [6]. (a) for NMOS and (b) for PMOS ..... 6
Figure 2.1: Multiplier/divider reported in [5] ..... 9
Figure 2.2: Frequency response figure shown in [5] ..... 10
Figure 2.3: Multiplier circuit reported in [18] ..... 11
Figure 2.4: Four quadrant multiplier reported in [19]. ..... 12
Figure 2.5: Square rooting circuit reported in [26]. ..... 14
Figure 2.6: Squaring circuit reported in [26]. ..... 15
Figure 3.1: The proposed multi-function circuit ..... 18
Figure 3.2: Multiplier DC transfer curve ..... 23
Figure 3.3: Multiplier as DSBSC AM modulator. ..... 23
Figure 3.4: Squaring DC transfer curve. ..... 24
Figure 3.5: Simulation result for squaring function. ..... 24
Figure 3.6: Simulation result of the divide function. ..... 25
Figure 3.7: Simulation result of the divide function. ..... 25
Figure 3.8: Frequency response of the proposed multi-finction circuit. ..... 26
Figure 3.9: Simulation results for differential amplifier (a) input signal (b) output signal. ..... 27
Figure 3.10: Simulation result for differential input single output amplifier (a) differential input signals (b) output signal ..... 28
Figure 3.11: The result of changing the gain when using the circuit as a differential-input-single- output current amplifier. ..... 29
Figure 3.12: The result of changing the gain when using the circuit as a controllable gain current amplifier ..... 29
Figure 3.13: Multiplier DC transfer curve when there is a mismatch between the lengths of $\mathrm{M}_{1}$ and $\mathrm{M}_{3}$ ..... 34
Figure 3.14: Multiplier DC transfer curve when there is a mismatch between the lengths of $\mathrm{M}_{2}$ and $\mathrm{M}_{5}$ ..... 34
Figure 3.15: Layout design of the proposed multi-functions circuit. ..... 36
Figure 3.16: Post layout DC transfer curves. ..... 36
Figure 4.1: Circuit diagram of the proposed square rooting circuit. ..... 38
Figure 4.2: DC characteristic for simulated and calculated output current. ..... 39
Figure 4.3: DC characteristic for different gains ..... 40
Figure 4.4: Transient response of the proposed square rooting circuit. ..... 40
Figure 4.5: Frequency response of the proposed square rooting circuit ..... 41
Figure 4.6: DC transfer curves resulted from running Monte Carlo analysis for 100 iterations. ..... 46
Figure 5.1: Trivial way of implementing multi-input multiplier [28]. ..... 48
Figure 5.2: Proposed multi-input analog multiplier. ..... 49
Figure 5.3: Multi-input multiplier DC transfer curves ..... 50
Figure 5.4: Multi-input multiplier error. ..... 51

Figure 5.5: Transient response for the multi-input multiplier. (a) input currents. (b) output current.52

Figure 5.6: Frequency response for the multi-input multiplier. ................................................ 52
Figure 5.7: Multi-input multiplier DC transfer curves resulted from running Monte Carlo analysis for 100 iterations.57

## LIST OF ABBREVIATIONS

| MOSFET | $:$ | Metal Oxide Semiconductor Field Effect Transistor. |
| :--- | :--- | :--- |
| BJT | $:$ | Bipolar Junction Transistor. |
| KVL | $:$ | Kirchoff's Voltage Law. |
| NMOS | $:$ | n-channel MOSFET. |
| PMOS | $:$ | p-channel MOSFET. |
| OTA | $:$ | Operational Transconductance Amplifier. |
| AC | $:$ | Alternating Current. |
| DC | $:$ | Direct Current. |
| CM | $:$ | Current Mode. |
| DSBSC | $:$ | Double-Side Band Suppressed Carrier. |
| THD | $:$ | Total Harmonic Distortion. |


#### Abstract

Full Name : Eyas Saleh Al-Suhaibani Thesis Title : Computational Circuits Based On CMOS Operating In Subthreshold Region

Major Field : Electrical Engineering Date of Degree : May, 2014

Analog Computational circuits are used in many analog signal processing systems. Some current mode analog computational circuits using MOSFETs operating in subthreshold region were investigated. Consequently, three computational circuits based on MOSFTs operating in subthreshold region are designed. The first proposed circuit is a multi-function analog computational circuit. This circuit can be used as 4-Q multiplier, 2Q divider, current-mode differential amplifier, differential-input-single-output current amplifier, and controllable gain current amplifier. The second proposed circuit is a controllable gain square-rooting circuit. This circuit can also be used to compute the geometric mean between two signals with controllable gain. The third proposed circuit is a multi-input analog multiplier. This circuit can be used to multiply three different signals simultaneously. It also can be used to find the cubic of a signal. The designed circuits were simulated using $0.35 \mu \mathrm{~m}$ and $0.18 \mu \mathrm{~m}$ CMOS technology in Tanner tools to confirm its functionality. Mismatch analysis for all the circuits were carried out to see the effect of mismatch on the performance of the proposed circuits.


## ملخص الرسـالة

## الاسم الكامل: إياس صالح السحيباني

عنوان الرسالة: دوائر حسابية باستخدام ترانزستورات تعمل في منطقة تحت جهل العتبة
التخصص: هندسة كهربائية
تاريخ الارجة اللطمية: مايو 2014

تعتبر اللوائر التماتلية الحاسوبية مهمة لمعالجة الإشارات في كثبر من اللطبيقات. في هذا الصدد، تمت دراسة عدة دو ائر حسابية تماثلية باستخدام MOSFET يعمل في منطقة تحت جهد العتبة. بعد ذلك، تم تصميم ومحاكاة ثلاث دوائرتمانلية حسابية جديدة. الدائرة الأولى هي دائرة تماثلية متعددة الدو ال، هذه الدائرة بمكن ان تستخدم لضرب اشارنين تمانلّليتين، او لقسمه اشارتين تماتليتين، كما يمكن استخدامها لتضخيم الفرق بين اشارتين او كدائرة تضخيم لتيار اشارة تماثلية. الدائرة الثانية هي دائرة تقوم بحساب الجذر التربيعي مع المقدرة على التحكم بمعامل التضخيم. أما الدائرة الثالثة فهي دائرة تماثلية تقوم بعملية الضرب لعدة اشار ات تمانلية. وللتحقق من التصميم النظري تم استخدام برنامج محاكاة تانر لتقنية 0,35 و 0,18 ميكرو متر. ومن ثم تم تحليل الدوائر بافتراض عدم تو افق مقاسات اللنرانزستورات لدراسة تأثير عدم النو افق على اداء هذه الدو ائر.

## CHAPTER 1

## INTRODUCTION

### 1.1 Background

As electronics fabrication technology advances, more electronic circuits are observed working in many applications. Nowadays, more and more electronic devices are being used in our daily life. Advances in computational circuits helped utilizing electronic devices to make our life easy. Many of these electronic devices operate from batteries which make a lot of these devices portable. As the number of these portable electronic devices being used increases, it becomes necessary to design computational circuits with very low power consumption. Designing circuits using MOSFETs operating in subthreshold is very good approach to achieve low power consumption. Multiplication, division, squaring, and square-rooting circuits are important analog signal processing blocks. Having such circuits operating in low voltage and low power can add a great advantage for many applications such as wireless sensor networks and biomedical applications.

There are different approaches in designing analog computational circuits. The most commonly used approach is the translinear principle. Although, translinear principle was first applied to BJTs, the same concept is also applicable to MOSFETs as will be discussed in the following section.

### 1.1.1 Translinear Principle in BJTs

The translinear principle was first introduced by Gilbert in 1975 [2]. Figure 1.1 shows the basic BJT translinear loop.


Figure 1.1: Translinear loop formed by BJTs.

Translinear principle states that having an even number of matched PN junctions in a loop with half of them oriented clockwise and the other half oriented counterclockwise, then the following result can be obtained [2]:
$\prod_{\text {clockwise }} I_{C}=\prod_{\text {counter-clockwise }} I_{C}$

Where $\mathrm{I}_{\mathrm{C}}$ represents the current passing through the PN junction. This result opens a door for many analog functions to be implemented using simple circuits. In [2], several mathematical functions were implemented using BJTs.

### 1.1.2 Translinear Principle in MOSFETs

The fabrication process for CMOS is cheaper and more advanced than that of BJTs. This fact made the MOSFETs more popular nowadays than BJTs. The translinear principle for MOSFETs operating in saturation (strong inversion) can be derived as:

Applying KVL to the translinear loop shown in Figure 1.2 yields the following:
$\sum_{i=1}^{M / 2}\left(V_{G S}\right)_{i}=\sum_{j=1}^{M / 2}\left(V_{G S}\right)_{j}$

Where M is the total number of MOSFETs forming the translinear loop.

Now, since
$I_{D}=0.5 K P_{n} \frac{W}{L}\left(V_{G S}-V_{T h}\right)^{2} \Rightarrow V_{G S}=\sqrt{\frac{I_{D}}{0.5 K P_{n} \frac{W}{L}}}+V_{T h}$

Where $\mathrm{KP}_{\mathrm{n}}$ is the transconductance parameter, $\mathrm{W} / \mathrm{L}$ is the transistor aspect ratio, $\mathrm{V}_{\mathrm{GS}}$, is the gate to source voltage, and $\mathrm{V}_{\mathrm{Th}}$ is the threshold voltage for the MOSFETs [3]. Then, equation (1.2) can be written as:
$\sum_{i=1}^{M / 2}\left(\sqrt{\frac{I_{D}}{0.5 K P_{n} \frac{W}{L}}}+V_{T h}\right)_{i}=\sum_{j=1}^{M / 2}\left(\sqrt{\frac{I_{D}}{0.5 K P_{n} \frac{W}{L}}}+V_{T h}\right)_{j}$

If all the transistors are identical, then equation (1.4) can be reduced to:
$\sum_{i=1}^{M / 2}\left(\sqrt{I_{D}}\right)_{i}=\sum_{j=1}^{M / 2}\left(\sqrt{I_{D}}\right)_{j}$


Figure 1.2: Translinear Loop in MOSFET [1].

Thus, for MOSFETs operating in strong inversion, if all transistors are identical then, the summation of the square-root of the currents in one half equals to the summation of square-root of the currents in the other half [1].

Although the result of applying the translinear loop principle on MOSFETs operating in saturation region is not the same as the result if BJTs were used, it is still very helpful and useful. Many circuits were designed using this approach such as the circuits reported in [1] and [4].

To obtain a similar translinear principle of the BJTs using MOSFETs, they must operate in the subthreshold region (weak inversion) since the drain current in this region has an exponential relation with the $V_{G S}$ [3]. The MOSFET drain current in subthreshold region is given by [5]:
$I_{D}=\frac{W}{L} I_{0} e^{\left(\frac{V_{G S}-V_{T h}}{n V_{T}}\right)}\left(1-e^{\left.\frac{-V_{D S}}{V_{T}}\right)}\right.$
Where n is the subthreshold exponential slope factor, $\mathrm{V}_{\mathrm{Th}}$ is the threshold voltage, $\mathrm{V}_{\mathrm{T}}$ is the thermal voltage, and $\mathrm{I}_{0}$ is the current that follows when $\left(V_{G S}=V_{T h}\right)$ [3]. If the drain to source voltage $\left(\mathrm{V}_{\mathrm{DS}}\right)$ is sufficiently greater than the thermal voltage $\left(\mathrm{V}_{\mathrm{T}}\right)$, then equation (1.6) can be reduced to [5]:
$I_{D}=\frac{W}{L} I_{0} e^{\left(\frac{V_{G S}-V_{T h}}{n V_{T}}\right)}$

Then, $\mathrm{V}_{\mathrm{GS}}$ can be written as follows:
$V_{G S}=n V_{T} \ln \left(\frac{I_{D}}{I_{0}} \frac{L}{W}\right)+V_{T h}$
with reference to Figure 1.2, applying KVL around the translinear loop gives us:
$\sum_{i=1}^{M / 2}\left(V_{G S}\right)_{i}=\sum_{j=1}^{M / 2}\left(V_{G S}\right)_{j}$

Where M is the total number of MOSFETs forming the translinear loop. Substituting equation
(1.8) in equation (1.9) yields:
$\sum_{i=1}^{M / 2}\left(n V_{T} \ln \left(\frac{I_{D}}{I_{0}} \frac{W}{L}\right)+V_{T h}\right)_{i}=\sum_{j=1}^{M / 2}\left(n V_{T} \ln \left(\frac{I_{D}}{I_{0}} \frac{W}{L}\right)+V_{T h}\right)_{j}$
and if all the transistors are identical, then equation (1.10) can be written as:
$\prod_{i=1}^{M / 2}\left(I_{D}\right)_{i}=\prod_{j=1}^{M / 2}\left(I_{D}\right)_{j}$

Although this result is obtained by using NMOS transistors, the same result can be obtained when PMOS transistors are used.

## 1. 2 Design Considerations for MOFETs operating in Subthreshold Region

There are several points to be considered when designing circuits using MOSFETs operating in subthreshold region. In order to discuss these points, the drain current for a MOSFET working in subthreshold must be considered and analyzed. Referring to equation (1.6), it is very clear that $\mathrm{V}_{\mathrm{DS}}$ voltage has to be sufficiently larger than the thermal voltage throughout the operating voltage range in order for equation (1.11) to be applicable.

The bulk voltage plays a great role in the behavior of the CMOS circuits in subthreshold. This is why many model equations for a MOSFET operating in subthreshold contain this variable [6]. Figure 1.3 shows the subthreshold characteristics for NMOS and PMOS transistors under different $\mathrm{V}_{\mathrm{DS}}$ conditions and for different values of $\mathrm{V}_{\mathrm{SB}}$. As it is clear from the figure, setting $\mathrm{V}_{\mathrm{SB}}$ to zero makes the characteristics almost independent of any variation in $\mathrm{V}_{\mathrm{DS}}$ voltage. This can be considered an advantage of setting $\mathrm{V}_{\mathrm{SB}}$ to zero. It is also clear from the figure that PMOS transistor is more insensitive to $\mathrm{V}_{\mathrm{DS}}$ variation than NMOS transistors.

Another parameter that must be kept in mind is the subthreshold slope factor (n). This factor is not necessarily constant but setting $\mathrm{V}_{\mathrm{SB}}$ to zero makes it constant [6]. This is another advantage of setting $\mathrm{V}_{\mathrm{SB}}$ to zero. Lastly, threshold voltage variation is smaller for PMOS
transistors than for NMOS transistors [6]. There are some problems of using MOSFETs operating in subthreshold region, namely, noise, limited bandwidth, and mismatch between different transistors [3].


Figure 1.3: Subthreshold characteristics for NMOS and PMOS transistors under different $\mathrm{V}_{\mathrm{DS}}$ conditions and for different values of $\mathrm{V}_{\mathrm{SB}}$ [6]. (a) for NMOS and (b) for PMOS.

### 1.3 Motivation

Since electronic devices are being used almost everywhere nowadays, and since CMOS fabrication is improving rapidly, it is a good idea to use MOSFETs operating in subthreshold region to design computational circuits. This approach is very suitable for low power applications such as wireless-sensor nodes, and biomedical applications.

### 1.4 Problem Definition

Analog computational circuits are important building blocks in analog signal processing. It is desireable to obtain a computational circuit that consumes low power and can implement many functions such as multiplication, and division. It is the aim of this thesis to design and
simulate analog computational circuits that utilizes MOSFETs operating in subthreshold. The analog functions to be obtained are multiplication, division, squaring and square rooting.

### 1.5 Thesis Organization

This thesis is organized as follows: Chapter 2 discusses the previously published works. A new multi-function circuit is proposed in chapter 3. In chapter 4, a controllable gain square rooting circuit is presented. Chapter 5 presents the proposed multi-input multiplier. Conclusion and future works are discussed in chapter 6.

## CHAPTER 2

## LITERATURE REVIEW

There are many approaches reported in the literature to design computational circuits. One approach utilized commercially available devices such as OTAs to implement some computational circuits. In [7] an OTA-based multiplier/divider is proposed. This approach consumes more power than transistor level approach. Another approach uses switched current technique as reported in [8]. This approach suffers from noise associated with the switching. Another approach is to use MOSFETs in saturation region such as the circuits reported in [9] to [11]. In [12], the authors used floating-gate MOS transistors to implement a four quadrant multiplier. Implementing circuits using MOSFETs in saturation region consume more power than if the circuits were designed using MOSFETs in subthreshold region. A good approach is the approach where MOSFETs operating in subthreshold is used. Using this approach, the circuits will consume less power which is a great advantage. Several circuits were proposed in the literature that use MOSFETs in subthreshold. In [13] to [15], voltage mode multipliers were proposed using MOSFETs in subthreshold region. The dynamic range of these circuits is limited because the transistors are working in subthreshold region and because the design involves some approximations such as Taylor series expansion. In [16], and [17], the authors utilize the relation between the drain current and the gate to bulk voltage to achieve a multiplier. This approach suffers from the error associated with body effect. A very promising approach is the approach where translinear principle using MOSFETs operating in subthreshold is used. This approach is very attractive because multiplication and division processes exist inherently once the translinear loop is formed. There are several designs reported in the literature that use this approach. Below,
some designs that utilize the translinear principle for MOSFETs operating in subthreshold are discussed.

## 2. 1 Multipliers

In the following subsections, some multipliers designed using MOSFETs operating in subthreshold are discussed.

### 2.1. $\quad$ Four-Quadrant analog Multiplier/Divider

A four-quadrant multiplier/divider based on the translinear principle of MOSFET working in subthreshold was reported in [5]. The reported circuit is shown in Figure 2.1.


Figure 2.1: Multiplier/divider reported in [5].

The circuit requires two differential input currents which are $I_{1}^{+}, I_{1}^{-}, I_{2}^{+}$, and $I_{2}^{-}$. They are differential AC currents with a DC offset to allow the four-quadrant multiplication. The circuit has also a third input current which can be thought as a reference current when performing multiplication and an input signal when performing a division. The circuit consists of four translinear loops. They are formed by these transistors:

1. $\mathrm{M}_{1}, \mathrm{M}_{2}, \mathrm{M}_{3}$, and $\mathrm{M}_{4}$.
2. $\mathrm{M}_{7}, \mathrm{M}_{8}, \mathrm{M}_{11}$, and $\mathrm{M}_{12}$.
3. $\mathrm{M}_{1}, \mathrm{M}_{2}, \mathrm{M}_{5}$, and $\mathrm{M}_{6}$.
4. $\mathrm{M}_{7}, \mathrm{M}_{8}, \mathrm{M}_{9}$, and $\mathrm{M}_{10}$.

The output current can be derived to be:

$$
\begin{equation*}
I_{o u t}=\frac{4 i_{x} i_{y}}{I_{Z}} \tag{2.1}
\end{equation*}
$$

The following points can be said about the circuit in Figure 2.1 above:

- It utilizes large number of transistors.
- It requires duplicated and inverted copies of the two input currents.
- The output is taken by subtracting the two output currents which requires a couple of transistors to form a current mirror.
- In [5], it was reported that the bandwidth of the circuit is 19 MHz . However, the frequency response was shown in a figure in [5] and the figure shows a -3dB point at frequency less than 10 MHz ; See Figure 2.2. Also, the circuit has large number of transistors which is expected to limit the bandwidth of operation.


Figure 2.2: Frequency response figure shown in [5].

### 2.1.2 VLSI Analog Multiplier/Divider Circuit.

Another four-quadrant multiplier/divider based on the translinear principle of MOSFET working in subthreshold was reported in [18]. The work is based on the circuit shown in Figure 2.3.


Figure 2.3 Multiplier circuit reported in [18].

The circuit consists of four matched transistors which form a translinear loop. The output current can be proved to be as follows:

$$
\begin{equation*}
I_{o u t}=I_{4}=\frac{I_{1} I_{2}}{I_{3}} \tag{2.2}
\end{equation*}
$$

Now, two simple modifications can be done so that the circuit can achieve a four quadrant multiplier. The modifications are as follows:

1. All the input currents have equal DC biasing current $\left(\mathrm{I}_{0}\right)$. The input signals are added or subtracted from this DC current [18].
2. Three components ( $\mathrm{I}_{0}, \mathrm{i}_{1}$, and $\mathrm{i}_{2}$ ) must be subtracted from the output current of the translinear loop [17].

With these modifications, the output current can be shown to be:
$I_{4}=I_{0}+i_{1}+i_{2}+\frac{i_{1} i_{2}}{I_{0}}$

After subtracting the three components mentioned above,
$I_{O U T}=I_{4}=\frac{i_{1} i_{2}}{I_{0}}$
$\mathrm{I}_{0}$ can be considered to be as a reference current when performing a multiplication and an input signal when performing a division [17].

### 2.1.3 Four quadrant Multiplier

A four quadrant multiplier was reported in [19] and it is shown in Figure 2.4 below. It is an improved version of the conventional multiplier used in [20]. It consists of six transistors that form two overlapping transliear loops. The first translinear loop is formed by the transistors $M_{1}$, $\mathrm{M}_{2}, \mathrm{M}_{3}$ and $\mathrm{M}_{4}$. The second tranlinear loop is formed by the transistors $\mathrm{M}_{1}, \mathrm{M}_{2}, \mathrm{M}_{5}$, and $\mathrm{M}_{6}$.


Figure 2.4: Four quadrant multiplier reported in [19].

Assuming all transistors are matched and working in subthreshold. It was reported in [19] that the output current to be:
$I_{o u t}=\frac{2 i_{x} i_{y}}{I_{B}}$

The following points can be said about the circuit shown in Figure 2.4 above:

- The circuit requires two differential input signals which require several current mirrors.
- The two differential inputs are AC signals added to or subtracted from the biasing current $\mathrm{I}_{\mathrm{B}}$ [19].
- The output current is the difference between $\mathrm{I}_{1}$ and $\mathrm{I}_{2}$. Thus, a current mirror is needed at the output.
- Since the circuit utilizes large number of current mirrors, it is very sensitive to device mismatch. For example, if there is a mismatch between $\mathrm{M}_{\mathrm{xa}}$ and $\mathrm{M}_{\mathrm{xb}}$, there will be some error associated with the input $i_{x}$.


## 2. 2 Comparison

Table 1 below summarizes the simulation results of some of the proposed analog multipliers.

Table 1: Simulation results of some reported works in the literature.

| Reference | [5] | [21] | [19] | [22] |
| :--- | :---: | :---: | :---: | :---: |
| Year | 2007 | 2005 | 2011 | 2013 |
| Power Supply | 2 V | 2 V | 1 V | $\pm 0.75 \mathrm{~V}$ |
| Technology ( $\boldsymbol{\mu m}$ ) | 0.35 | 0.35 | 0.18 | 0.35 |
| Bandwidth | $<10 \mathrm{MHz}^{*}$ | 200 kHz | 768 kHz | 2.3 MHz |
| THD | $<1 \%$ | $0.90 \%$ | $1.30 \%$ | $0.7 \%$ |
| Linearity error | $2.8 \%$ | $5 \%$ | $0.88 \%$ | $0.3 \%$ |
| Power Consumption $(\mathbf{W})$ | $9 \mu$ | $5.5 \mu$ | $1.12 \mu$ | $2.3 \mu$ |

[^0]
### 2.3 Squaring and square rooting circuits

Square rooting circuit is one of the most important analog blocks as it is used in instrumentation and measurement systems [23]. There are many square rooting circuits reported in the literature. OTA based square rooting circuits reported in [23] and [24] consume relatively more power than those designed using MOS transistors. Many of the MOSFET based square rooting circuits utilize MOSFETs operating in strong inversion as in [25]. Square rooting CMOS circuits operating in strong inversion are more popular than square rooting circuits operating in subthreshold. Two published works [26] and [27] use CMOS circuits operating in subthreshold region to implement square rooting circuit. In [27] the authors use a floating gate MOS to obtain a n-th root circuit. Two circuits were reported in [26] one for square rooting and the other one is for squaring. Square rooting circuit is shown in Figure 2.5. As it is clear from the figure, the circuit consists of four MOSFETs that form a transliear loop.


Figure 2.5: Square rooting circuit reported in [26].

A transliear loop is formed by the transistors $\mathrm{M}_{1}$ to $\mathrm{M}_{4}$. Assuming all of the four transistors are identical and referring to equation (1.8), the output current can be derived to be [26]:
$I_{\text {out }}=I_{2}=I_{3}=\sqrt{I_{\text {in }} I_{\text {bias }}}$

The following points can be said about the circuit shown in Figure 2.5 above:

- In [26], the subthreshold slope factor (n) was omitted from the drain current equation or assumed to be equal to 1 for both PMOS and NMOS. This is not necessarily correct.
- In [26], a large resistor was used to minimize the error for square rooting circuit. The resistor is placed between $\mathrm{M}_{2}$ and $\mathrm{M}_{3}$. This resistor will occupy large area on the chip which increases the fabrication cost.
- Its gain control is very limited since only $\mathrm{I}_{\text {bias }}$ can control the gain.

The squaring circuit is shown in Figure 2.6. It is very similar to the circuits shown in Figure 2.3 but with small modification. That is, two transistors that form the transliear loop are diode connected and they are connected in series.


Figure 2.6: Squaring circuit reported in [26].

The output current was reported to be:
$I_{o u t}=I_{4}=\frac{I_{\text {in }}^{2}}{I_{\text {bias }}}$
The following points can be said about the circuit shown in Figure 2.6 above:

- Its gain control is very limited since only $\mathrm{I}_{\text {bias }}$ can control the gain.
- The output current can be applied to non-grounded load. If it is to be used for grounded load, a current mirror is needed.


## CHAPTER 3

## PROPOSED CMOS CURRENT-MODE ANALOG MULTIFUNCTIONS CIRCUIT

Although there are many published current-mode analog multipliers and dividers like the ones discussed in chapter 2, many of them are designed to work only as multipliers and dividers such as the circuits proposed in [5], [19], and [21]. Having a single circuit that can perform more than one function is preferable. In this chapter, a circuit that can do five functions using CMOS transistors working in subthreshold region is proposed. The five functions are multiply, divide, controllable-gain current amplifier, current-mode differential amplifier, and differential-input-single-output current amplifier.

## 3. 1 Proposed circuit

The proposed circuit is shown in Figure 3.1. It consists of six transistors operating in subthreshold. These transistors form two overlapping translinear loops. The first transistor loop is formed by transistors $\mathrm{M}_{1}, \mathrm{M}_{2}, \mathrm{M}_{3}$, and $\mathrm{M}_{4}$. The second translinear loop is formed by transistors $\mathrm{M}_{1}, \mathrm{M}_{3}, \mathrm{M}_{5}$, and $\mathrm{M}_{6}$.

Appling KVL to the two translinear loops yields the following:

$$
\begin{align*}
& V_{S G 1}-V_{S G 3}+V_{S G 2}-V_{S G 4}=0 \\
& \Rightarrow V_{S G 1}+V_{S G 2}=V_{S G 3}+V_{S G 4}  \tag{3.1}\\
& V_{S G 1}-V_{S G 3}+V_{S G 5}-V_{S G 6}=0 \\
& \Rightarrow V_{S G 1}+V_{S G 5}=V_{S G 3}+V_{S G 6} \tag{3.2}
\end{align*}
$$



Figure 3.1: The proposed multi-function circuit.

Assuming all transistors forming the translinear loops are matched and substituting the PMOS version of equation (1.8) back into equations (3.1) and (3.2) yields equations (3.3) and (3.4):

$$
\begin{equation*}
I_{1} I_{2}=I_{3} I_{4} \tag{3.3}
\end{equation*}
$$

$I_{1} I_{5}=I_{3} I_{6}$

Where, $I_{i}$ is the drain current for the transistor $M_{i}$.
Let $I_{4}$ be the output of the first translinear loop and $I_{6}$ be the output of the second transliear loop. The difference between the two output currents is considered as the output of the proposed circuit and is given by:
$I_{o u t}=I_{4}-I_{6}=\frac{I_{1}\left(I_{2}-I_{5}\right)}{I_{3}}$

By modifying the input currents, the proposed circuit can implement many functions as will be shown in the next subsections. Table 2 summarizes these functions.

Table 2: Functions that can be implemented using the proposed multi-function circuit.

| Function | Conditions | $I_{\text {out }}=I_{4}-I_{6}$ |
| :---: | :---: | :---: |
| 4-Q Multiplier | $\begin{aligned} & I_{1}=I_{0}+i_{i n 1} \\ & I_{2}=I_{0}+i_{i n 2} \\ & I_{3}=I_{0} \\ & I_{5}=I_{0}-i_{i n 2} \end{aligned}$ <br> And $2 i_{i n 2}$ must be subtracted from the output. | $I_{\text {out }}=\frac{2 i_{\text {in } 1} i_{\text {in } 2}}{I_{0}}$ |
| 2-Q Divider | $\begin{aligned} & \hline I_{1}=I_{\text {Gain }} \\ & I_{2}=I_{0}+i_{\text {in } 1} \\ & I_{3}=I_{\text {in } 2} \\ & I_{5}=I_{0}-i_{\text {in } 1} \end{aligned}$ | $I_{o u t}=2 I_{\text {Gain }} \frac{i_{i n 1}}{I_{i n 2}}$ |
| CM Differential Amplifier | $\begin{aligned} & I_{1}=I_{\text {Gain } 1} \\ & I_{2}=I_{0}+i_{\text {in } 1} \\ & I_{3}=I_{\text {Gain } 2} \\ & I_{5}=I_{0}+i_{\text {in } 2} \end{aligned}$ | $I_{o u t}=\frac{I_{\text {Gain } 1}}{I_{\text {Gain } 2}}\left(i_{\text {in } 1}-i_{\text {in } 2}\right)$ |
| Differential Input Single Output Current Amplifier | $\begin{aligned} & I_{1}=I_{\text {Gain } 1} \\ & I_{2}=I_{0}+i_{\text {in } 1} \\ & I_{3}=I_{\text {Gain } 2} \\ & I_{5}=I_{0}-i_{\text {in } 1} \end{aligned}$ | $I_{\text {out }}=2 \frac{I_{\text {Gain } 1}}{I_{\text {Gain } 2}}\left(i_{\text {in } 1}\right)$ |
| Controllable Gain Current Amplifier | $\begin{aligned} & I_{1}=I_{\text {Gain } 1} \\ & I_{2}=I_{0}+i_{\text {in } 1} \\ & I_{3}=I_{\text {Gain } 2} \\ & I_{5}=I_{0} \end{aligned}$ | $I_{\text {out }}=\frac{I_{\text {Gain } 1}}{I_{\text {Gain } 2}}\left(i_{\text {in } 1}\right)$ |

### 3.1.1 Four-quadrant multiplier

The proposed circuit can be used as a four-quadrant multiplier if the currents $I_{1}, I_{2}, I_{3}$, and $I_{5}$ are set to the value shown below:
$I_{1}=I_{0}+i_{\text {in } 1}$
$I_{2}=I_{0}+i_{i n 2}$
$I_{3}=I_{0}$
$I_{5}=I_{0}-i_{i n 2}$
The currents $i_{i n 1}$ and $i_{i n 2}$ are AC input signals shifted by a DC quantity ( $I_{0}$ ). Substituting the above values into equation (3.5), it is easy to show that:
$I_{4}-I_{6}=2 i_{\text {in2 }}+\frac{2 i_{\text {in1 }} i_{\text {in2 }}}{I_{0}}$

If the $2 i_{i n 2}$ term is subtracted from equation (3.6), a four-quadrant multiplier can be achieved, and the output current is given by:

$$
\begin{equation*}
I_{o u t}=\frac{2 i_{\text {in } 1} i_{\text {in } 2}}{I_{0}} \tag{3.7}
\end{equation*}
$$

It is very clear that this four-quadrant multiplier can implement squaring function if $i_{\text {in } 1}=i_{\text {in } 2}=i_{\text {in }}$. Then, the output current is given by:
$I_{o u t}=\frac{2 i_{\text {in }}{ }^{2}}{I_{0}}$

### 3.1.2 Two-quadrant divider

The proposed circuit can implement a two-quadrant divider as follows. With reference to equation (3.5), if currents $I_{1}, I_{2}, I_{3}$, and $I_{5}$ were set to the values shown below:
$I_{1}=I_{\text {Gain }}$
$I_{2}=I_{0}+i_{i n 1}$
$I_{3}=I_{i n 2}$
$I_{5}=I_{0}-i_{i n 1}$
Then the output current is given by:
$I_{\text {out }}=I_{4}-I_{6}=2 I_{\text {Gain }} \frac{i_{\text {in } 1}}{I_{\text {in } 2}}$

It is clear that equation (3.9) implements a divide function with controllable gain.

### 3.1.3 Current Mode Differential Amplifier

Referring to equation (3.5), the proposed circuit can also be used as a current mode differential amplifier. Consider the following values for the translinear loop currents:
$I_{1}=I_{\text {Gain } 1}$
$I_{2}=I_{0}+i_{i n 1}$
$I_{3}=I_{\text {Gain } 2}$
$I_{5}=I_{0}+i_{i n 2}$
The currents $I_{1}$, and $I_{3}$ are used to control the gain of the differential amplifier, the output current is given by:
$I_{\text {out }}=I_{4}-I_{6}=\frac{I_{\text {Gain } 1}}{I_{\text {Gain } 2}}\left(i_{\text {in } 1}-i_{\text {in } 2}\right)$

### 3.1.4 Differential Input Single Output Current Amplifier

Differential-input-single-output current amplifier is achieved, if the translinear loop currents are set to be as follows:
$I_{1}=I_{\text {Gain } 1}$
$I_{2}=I_{0}+i_{i n 1}$
$I_{3}=I_{\text {Gain } 2}$
$I_{5}=I_{0}-i_{i n 1}$
The output is given by:
$I_{\text {out }}=I_{4}-I_{6}=2 \frac{I_{G \text { ain } 1}}{I_{\text {Gain } 2}}\left(i_{\text {in } 1}\right)$

It is clear that equation (3.11), implements a differential input single output amplifier with flexible gain control using currents $I_{\text {Gain1 }}$ and $I_{\text {Gain } 2}$.

### 3.1.5 Controllable Gain Current Amplifier

If one of the inputs (say $i_{\text {in2 }}$ ) in the current mode differential amplifier is set to zero, then a controllable gain current amplifier is obtained. That is, if the translinear loop currents are set the following values:
$I_{1}=I_{\text {Gain } 1}$
$I_{2}=I_{0}+i_{i n 1}$
$I_{3}=I_{\text {Gain } 2}$
$I_{5}=I_{0}$
Following the same procedure, the output will be as follows:

$$
\begin{equation*}
I_{o u t}=I_{4}-I_{6}=\frac{I_{\text {Gain } 1}}{I_{\text {Gain } 2}}\left(i_{i n 1}\right) \tag{3.12}
\end{equation*}
$$

## 3. 2 Simulation Results

Tanner T-spice with $0.35 \mu \mathrm{~m}$ CMOS technology is used to confirm the functionality of the proposed circuit. Table 3 shows the aspect ratios for all transistors used in the simulation. The circuit operates from $\pm 0.75 \mathrm{~V}$ DC supply, $\mathrm{I}_{\mathrm{B}}$ was set to 10 nA , and the input currents for the multiplier were swept from -20 nA to 20 nA . Simulation result shown in Figure 3.2 confirms the functionality of the four-quadrant multiplier and it may be clear that there is a very small offset. This offset is the result of having a small mismatch between the DC biasing currents.

Table 3: Transistors aspect ratio of the proposed multi-function circuit.

| Transistor | $\mathrm{M}_{\mathrm{a}}$ and $\mathrm{M}_{\mathrm{b}}$ | $\mathrm{M}_{\mathrm{c}}$ | $\mathrm{M}_{1}-\mathrm{M}_{6}$ | $\mathrm{M}_{\mathrm{n} 1}-\mathrm{M}_{\mathrm{n} 2}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{W}(\boldsymbol{\mu \mathbf { m }}) / \mathbf{L}(\boldsymbol{\mu \mathbf { m } )}$ | $50 / 0.4$ | $10 / 0.4$ | $9.2 / 5$ | $1.5 / 4.5$ |



Figure 3.2: Multiplier DC transfer curve.

Application of the multiplier as DSBSC modulator was simulated and the simulation result is shown in Figure 3.3. In that figure, $i_{i n 1}$ is a sinusoidal signal with frequency of 50 kHz and $i_{\text {in2 }}$ is a sinusoidal signal with frequency of 1 kHz .


Figure 3.3: Multiplier as DSBSC AM modulator.

A squaring function can be achieved if the same input signal is applied to both inputs of the multiplier. Figure 3.4 shows the DC transfer curve of the squaring function. Figure 3.5 shows the simulation result of squaring an input sinusoidal signal with frequency of 1 kHz and amplitude of 20 nA . Simulation result confirms the functionality of the circuit. Also, the offset is may be obvious in this case.


Figure 3.4: Squaring DC transfer curve.


Figure 3.5: Simulation result for squaring function.

Simulation result when using the proposed circuit as a two quadrant divider to divide a DC signal by a triangular signal is shown in Figure 3.6. Also, Figure 3.7 shows the result of dividing a sinusoidal signal by a triangular signal.


Figure 3.6: Simulation result of the divide function.


Figure 3.7: Simulation result of the divide function.

Simulation for frequency response was carried out and the result is shown in Figure 3.8. It is clear from the plot that that the -3 dB frequency is around 1 MHz . The Total Harmonics

Distortion (THD) of the proposed circuit (when configured as an amplifier) was calculated by applying a sine wave signal with frequency of 1 kHz and then calculating the ratio of the power of the 1000 harmonics to the power of the fundamental frequency. The THD came to be $0.17 \%$. Simulation result also shows linearity error of around $0.5 \%$.


Figure 3.8: Frequency response of the proposed multi-finction circuit.

Figure 3.9 (a) and (b) shows the input and output current signals respectively when using the circuit as a current-mode differential amplifier. It is clear that the circuit is subtracting the square signal from the sinusoidal one.


Figure 3.9: Simulation results for differential amplifier (a) input signal (b) output signal.

The circuit was simulated for a differential-input single-output current amplifier. The differential input and output signals are shown in Figure 3.10 (a) and (b) respectively.


Figure 3.10: Simulation result for differential input single output amplifier (a) differential input signals (b) output signal.

Figure 3.11 shows the simulation result for the differential-input single-output current amplifier when $\mathrm{I}_{\text {Gain } 1}$ is varied from 70 nA to 30 nA . It is clear that the gain of the output changes accordingly.


Figure 3.11: The result of changing the gain when using the circuit as a differential-input-single-output current amplifier.

Figure 3.12 shows the simulation result when using the proposed circuit as a controllable gain current amplifier. The input is a sinusoidal signal and the gain is controlled by varying $\mathrm{I}_{\text {Gain1 }}$ from 70 nA to 30 nA .


Figure 3.12: The result of changing the gain when using the circuit as a controllable gain current amplifier.

## 3. 3 Mismatch Analysis

The transistors forming the translinear loop are assumed to be perfectly matched. However, there is nothing perfect in this life and hence, the effects of having mismatch in transistors forming the transliear loop must be studied. Two mismatch cases are discussed below, MOSFETs threshold voltage, and channel length. Referring to equation (3.5), it is a good idea to study the effect of mismatch between $\mathrm{M}_{1}$ and $\mathrm{M}_{3}$ and the mismatch between $\mathrm{M}_{2}$ and $\mathrm{M}_{5}$.

### 3.3.1 Threshold voltage mismatch

Referring to equation (1.7), it is clear that the drain current of a MOSFET transistor in subthreshold region is very sensitive to the variation in threshold voltage. Hence, threshold voltage mismatch is discussed below.

## (i) Mismatch between $M_{1}$, and $M_{3}$

Let the threshold voltages for $\mathrm{M}_{1}$ and $\mathrm{M}_{3}$ be as given in equations (3.13) and (3.14) respectively.
$V_{T h 1}=V_{T h}+\Delta V_{T h}$
$V_{T h 3}=V_{T h}-\Delta V_{T h}$

Where $\mathrm{V}_{\mathrm{Th}}$ is the threshold voltage for the rest of transistors forming the translinear loops. Then, referring to equation (1.8), equation (3.5) will be as follows:

$$
\begin{aligned}
& I_{\text {out }}=\left(I_{2}-I_{5}\right)\left\{\left(\frac{W}{L} I_{D 0} e^{\left(\frac{V_{S G}-V_{T h}}{n V_{T}}\right)}\right)_{1} /\left(\frac{W}{L} I_{D 0} e^{\left(\frac{V_{S G}-V_{T h}}{n V_{T}}\right)}\right)_{3}\right\} \\
& I_{\text {out }}=\left(I_{2}-I_{5}\right)\left\{\frac{W}{L} I_{D 0} e^{\left(\frac{V_{S G 1}-V_{T h}-\Delta V_{T h}}{n V_{T}}\right)} / \frac{W}{L} I_{D 0} e^{\left(\frac{V_{S G 3}-V_{T h}+\Delta V_{T h}}{n V_{T}}\right)}\right\} \\
& I_{\text {out }}=\left(I_{2}-I_{5}\right)\left\{\frac{W}{L} I_{D 0} e^{\left(\frac{V_{S G 1}-V_{T h}}{n V_{T}}\right)} / \frac{W}{L} I_{D 0} e^{\left(\frac{V_{S G 3}-V_{T h}}{n V_{T}}\right)}\right\} e^{\frac{-2 \Delta V_{T h}}{n V_{T}}}
\end{aligned}
$$

$I_{\text {out }}=\left(I_{2}-I_{5}\right) \frac{I_{1}}{I_{3}} e^{\frac{-2 \Delta V_{T h}}{n V_{T}}}$

It is clear from equation (3.15) that having a mismatch in threshold voltage of $\mathrm{M}_{1}$ and $\mathrm{M}_{3}$, the output current will be affected by $e^{\frac{-2 \Delta V_{T h}}{n V_{T}}}$. This error is constant and can be considered as a gain error.

## (ii) Mismatch between $\mathrm{M}_{\mathbf{2}}$, and $\mathrm{M}_{\mathbf{5}}$

Let the threshold voltages for $\mathrm{M}_{2}$ and $\mathrm{M}_{5}$ be as shown in equations (3.16) and (3.17) respectively.
$V_{T h 2}=V_{T h}+\Delta V_{T h}$
$V_{T h 5}=V_{T h}-\Delta V_{T h}$

Where $\mathrm{V}_{\mathrm{Th}}$ is the threshold voltage for the rest of transistors forming the translinear loops. Then, referring to equation (1.8), equation (3.5) will be as follows:
$I_{\text {out }}=\frac{I_{1}}{I_{3}}\left\{\left(\frac{W}{L} I_{D 0} e^{\left(\frac{V_{S G}-V_{T h}}{n V_{T}}\right)}\right)_{2}-\left(\frac{W}{L} I_{D 0} e^{\left(\frac{V_{S G}-V_{T h}}{n V_{T}}\right)}\right)_{5}\right\}$
$I_{\text {out }}=\frac{I_{1}}{I_{3}}\left\{\frac{W}{L} I_{D 0} e^{\left(\frac{V_{S G 2}-V_{T h}-\Delta V_{T h}}{n V_{T}}\right)}-\frac{W}{L} I_{D 0} e^{\left(\frac{V_{S G 5}-V_{T h}+\Delta V_{T h}}{n V_{T}}\right)}\right\}$
$I_{o u t}=\frac{I_{1}}{I_{3}}\left\{\frac{W}{L} I_{D 0} e^{\left(\frac{V_{S G 2}-V_{T h}}{n V_{T}}\right)} e^{\frac{-\Delta V_{T h}}{n V_{T}}}-\frac{W}{L} I_{D 0} e^{\left(\frac{V_{S G 5}-V_{T h}}{n V_{T}}\right)} e^{\frac{\Delta V_{T h}}{n V_{T}}}\right\}$
$I_{\text {out }}=\frac{I_{1}}{I_{3}}\left\{I_{2} e^{\frac{-\Delta V_{T h}}{n V_{T}}}-I_{5} e^{\frac{\Delta V_{T h}}{n V_{T}}}\right\}=\frac{I_{1}}{I_{3}}\left\{I_{2} E-\frac{I_{5}}{E}\right\}$

Where $E=e^{\frac{-\Delta V_{T h}}{n V_{T}}}$.
It is clear from equation (3.18) that having a mismatch in threshold voltage between $\mathrm{M}_{2}$ and $\mathrm{M}_{5}$ will cause some linearity errors. The first operand $\left(\mathrm{I}_{2}\right)$ will be multiplied by a constant
(E) where the other operand $\left(\mathrm{I}_{5}\right)$ will be multiplied by the inverse of that constant. The error can only be minimized if the threshold voltage variation is minimized. And since threshold voltage variation is smaller for PMOS transistors than for NMOS transistors [6], it is advisable to design the circuit using PMOS transistors. Hence, the proposed circuit is designed using PMOS transistors.

### 3.3.2 Channel length mismatch

The fabrication process is not perfect and there must be some mismatch between the transistors dimensions. Hence, channel length mismatch is discussed below.
(i) Mismatch between $M_{1}$, and $M_{3}$

Let the channel length of $\mathrm{M}_{1}$ and $\mathrm{M}_{3}$ be as shown in equations (3.19) and (3.20) respectively.
$L_{1}=L+\Delta L$
$L_{3}=L-\Delta L$

Where L is the channel length for the rest of the transistors forming the translinear loops. Then, referring to equation (1.8), equation (3.5) will be as follows:
$I_{\text {out }}=\left(I_{2}-I_{5}\right)\left\{\left(\frac{W}{L} I_{D 0} e^{\left(\frac{V_{S G}-V_{T h}}{n V_{T}}\right)}\right)_{1} /\left(\frac{W}{L} I_{D 0} e^{\left(\frac{V_{S G}-V_{T h}}{n V_{T}}\right)}\right)_{3}\right\}$
$I_{o u t}=\left(I_{2}-I_{5}\right)\left\{\frac{W}{L+\Delta L} I_{D 0} e^{\left(\frac{V_{S G 1}-V_{T h}}{n V_{T}}\right)} / \frac{W}{L-\Delta L} I_{D 0} e^{\left(\frac{V_{S G 3}-V_{T h}}{n V_{T}}\right)}\right\}$
$I_{o u t}=\left(I_{2}-I_{5}\right)\left\{\frac{1-\frac{\Delta L}{L}}{1+\frac{\Delta L}{L}}\left[\frac{W}{L} I_{D 0} e^{\left(\frac{V_{S G_{1}}-V_{T h}}{n V_{T}}\right)} / \frac{W}{L} I_{D 0} e^{\left(\frac{V_{S G_{3}}-V_{T h}}{n V_{T}}\right)}\right]\right\}$
$I_{o u t}=\left(\frac{L-\Delta L}{L+\Delta L}\right)\left(I_{2}-I_{5}\right) \frac{I_{1}}{I_{3}}$

It is clear from equation (3.21) that having a mismatch in channel length between $M_{1}$ and $\mathrm{M}_{3}$, the output will be affected by a factor of $\left(\frac{L-\Delta L}{L+\Delta L}\right)$.This error is constant and can be considered as a gain error. This error can be minimized if the circuit is designed using relatively large channel length.

## (ii) Mismatch between $M_{2}$, and $M_{5}$

Assuming that there is a mismatch in channel length of $\mathrm{M}_{2}$ and $\mathrm{M}_{5}$ such that:
$L_{2}=L+\Delta L$
$L_{5}=L-\Delta L$

Where $L$ is the channel length for the rest of the transistors forming the translinear loops. Then, referring to equation (1.8), equation (3.5) will be written as follows:
$I_{\text {out }}=\frac{I_{1}}{I_{3}}\left\{\left(\frac{W}{L} I_{D 0} e^{\left(\frac{V_{S G}-V_{T h}}{n V_{T}}\right)}\right)_{2}-\left(\frac{W}{L} I_{D 0} e^{\left(\frac{V_{S G}-V_{T h}}{n V_{T}}\right)}\right)_{5}\right\}$
$I_{o u t}=\frac{I_{1}}{I_{3}}\left\{\frac{W}{L+\Delta L} I_{D 0} e^{\left(\frac{V_{S G 2}-V_{T h}}{n V_{T}}\right)}-\frac{W}{L-\Delta L} I_{D 0} e^{\left(\frac{V_{S G}-V_{T h}}{n V_{T}}\right)}\right\}$
$I_{\text {out }}=\frac{I_{1}}{I_{3}}\left\{\frac{W}{\left(1+\frac{\Delta L}{L}\right) L} I_{D 0} e^{\left(\frac{V_{S G 2}-V_{T h}}{n V_{T}}\right)}-\frac{W}{\left(1-\frac{\Delta L}{L}\right) L} I_{D 0} e^{\left(\frac{V_{S G 5}-V_{T h}}{n V_{T}}\right)}\right\}$
$I_{\text {out }}=\frac{I_{1}}{I_{3}}\left\{\left(\frac{1}{1+\frac{\Delta L}{L}}\right) I_{2}-\left(\frac{1}{1-\frac{\Delta L}{L}}\right) I_{5}\right\}$

It is clear from equation (3.24) that having a mismatch in channel length between $\mathrm{M}_{2}$ and $\mathrm{M}_{5}$, will cause some linearity errors. This error can be minimized if the circuit is designed using relatively large channel length.

Monte Carlo analysis was carried out to confirm the mismatch analysis. The length of $\mathrm{M}_{1}$ and $\mathrm{M}_{3}$ were assumed to have Gaussian distribution with mean of $5 \mu \mathrm{~m}$ and standard deviation of
0.02. Running Monte Carlo analysis for 10 iterations yields the DC transfer curves shown in Figure 3.13. Repeating the same steps again but for the lengths of $\mathrm{M}_{2}$ and $\mathrm{M}_{5}$, the resulted DC curves are shown in Figure 3.14. From the two figures, it is clear that the error resulted from mismatch between $\mathrm{M}_{2}$ and $\mathrm{M}_{5}$ is more severe than the error resulted from the mismatch between $M_{1}$ and $M_{3}$. That is because the error associated with $M_{2}$ and $M_{5}$ is linearity error whereas the error associated with $\mathrm{M}_{1}$ and $\mathrm{M}_{3}$ is gain error.


Figure 3.13: Multiplier DC transfer curve when there is a mismatch between the lengths of $\mathrm{M}_{1}$ and $\mathrm{M}_{3}$.


Figure 3.14: Multiplier DC transfer curve when there is a mismatch between the lengths of $M_{2}$ and $M_{5}$.

The performance of the proposed design was compared with previously published work and is summarized in Table 4. It is clear from the table that the proposed design has a better performance in terms power consumption, linearity error, and THD, and the number of functions it can implement compared to most of the published works. Also, its bandwidth is better than two of the published works. It is worth mentioning that the proposed circuit implements many functions with less number of transistors compared to other designs.

Table 4: Performance comparison.

| Reference | [5] <br> Simulation | [21] <br> Experimental | [19] <br> Simulation | [22] <br> Simulation | This work Simulation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Year | 2007 | 2005 | 2011 | 2013 | 2013 |
| Power Supply | 2 V | 2 V | 1V | $\pm 0.75 \mathrm{~V}$ | $\pm 0.75 \mathrm{~V}$ |
| Technology | $0.35 \mu \mathrm{~m}$ | $0.35 \mu \mathrm{~m}$ | $0.18 \mu \mathrm{~m}$ | $0.35 \mu \mathrm{~m}$ | $0.35 \mu \mathrm{~m}$ |
| Bandwidth | <10MHz* | 200 kHz | 768 kHz | 2.3 MHz | 1 MHz |
| THD | $<1 \%$ | 0.90\% | 1.30\% | 0.7\% | 0.17\% |
| Linearity error | 2.8\% | 5\% | 0.88\% | 0.3\% | 0.5\% |
| Power Consumption | $9 \mu \mathrm{~W}$ | $5.5 \mu \mathrm{~W}$ | $1.12 \mu \mathrm{~W}$ | $2.3 \mu \mathrm{~W}$ | $1.4 \mu \mathrm{~W}$ |
| Functions | Multiply and divide | Multiply | Multiply | Multiply, divide, squaring, and inverse. | Multiply, divide, and three different types of amplifiers |

[^1]
## 3. 4 Layout and Post Layout Simulation

The circuit layout was designed using Tanner L-Edit tool. The layout is shown in
Figure 3.15 below. The layout dimensions are $80.5 \mu \mathrm{~m}$ by $48.5 \mu \mathrm{~m}$. The post layout DC transfer curves are shown in Figure 3.16 below.


Figure 3.15: Layout design of the proposed multi-functions circuit.


Figure 3.16: Post layout DC transfer curves.

## CHAPTER 4

## NEW CMOS CURRENT-MODE SQUARE ROOTING CIRCUIT USING MOSFET IN SUBTHRESHOLD

In this chapter, a controllable-gain square rooting circuit based on CMOS transistors operating in subthreshold is proposed. The proposed circuit has the controllable gain advantage over the work in [26] discussed in section 2.3.

## 4. 1 Proposed circuit

The proposed circuit shown in Figure 4.1 consists of six transistors $\mathrm{M}_{1}$ to $\mathrm{M}_{6}$ forming a translinear loop. All of these transistors are working in subthreshold region. Appling KVL to the translinear loop yields the following:
$V_{G S 1}+V_{G S 2}+V_{G S 3}=V_{G S 4}+V_{G S 5}+V_{G S 6}$

Assuming all the transistors forming the translinear loops are matched and using equation (1.8), it is easy to show that:
$I_{1} I_{2} I_{3}=I_{4} I_{5} I_{6}$

Where, $I_{i}$ is the drain current for the transistor $M_{i}$.

With reference to Figure 4.1, it is clear that $I_{4}=I_{6}$. Then, equation (4.2) can be rewritten as:

$$
\begin{equation*}
I_{4}{ }^{2}=\frac{I_{1} I_{2} I_{3}}{I_{5}} \tag{4.3}
\end{equation*}
$$

Or $\quad I_{4}=\sqrt{\frac{I_{1} I_{2} I_{3}}{I_{5}}}$

The output current is the mirror of $\mathrm{I}_{4}$ mirrored by $\mathrm{M}_{7}, \mathrm{M}_{\mathrm{a}}$, and $\mathrm{M}_{\mathrm{b}}$. The purpose of current mirror in the output is to provide large output impedance. The output current is given by:
$I_{o u t}=\sqrt{\frac{I_{1} I_{2} I_{3}}{I_{5}}}=K \sqrt{I_{1}}$

Where $K=\sqrt{\frac{I_{2} I_{3}}{I_{5}}}$

It is clear that equation (4.5) implements the square rooting function and the output current can be controlled by K.

The main advantage of the proposed circuit over most of square rooting circuits reported in the literature is gain controllability. Also, the proposed circuit can be used to compute the geometric mean between two signals ( $\mathrm{I}_{1}$ and $\mathrm{I}_{2}$ ) with controllable gain using $\mathrm{I}_{3}$ and $\mathrm{I}_{5}$. Moreover, it can compute the square root of the inverse of signal $\left(\mathrm{I}_{5}\right)$. Another possible usage of the proposed circuit is a controllable gain amplifier if the input signal is fed to $I_{1}$ and $I_{2}$ where $I_{3}$ and $\mathrm{I}_{5}$ control the gain.


Figure 4.1: Circuit diagram of the proposed square rooting circuit.

## 4. 2 Simulation Results

The proposed circuit was simulated using Tanner T-Spice with $0.18 \mu \mathrm{~m}$ CMOS process technology. The circuit operates from 1V DC supply. The transistors aspect ratios used for simulation are shown in Table 5 . The currents $\mathrm{I}_{2}, \mathrm{I}_{3}$, and $\mathrm{I}_{5}$ were set to 30 nA and the current $\mathrm{I}_{1}$ was swept from 0 to 500 nA . Simulated and calculated results for the DC characteristics of the proposed circuit are shown in Figure 4.2. The maximum relative error was calculated to be about $2 \%$.

Table 5 Transistors aspect ratios of the proposed square rooting circuit.

| Transistors | $\mathrm{M}_{\mathrm{a}}$ and $\mathrm{M}_{\mathrm{b}}$ | $\mathrm{M}_{1}-\mathrm{M}_{7}$ |
| :---: | :---: | :---: |
| $\mathbf{W} / \mathbf{L}(\boldsymbol{\mu \mathbf { m }} / \boldsymbol{\mu \mathbf { m }})$ | $1.2 / 6$ | $7 / 0.5$ |

Simulation of the DC characteristics of the controllable gain square rooting circuit was carried out for different values of $\mathrm{I}_{2}$ while keeping $\mathrm{I}_{3}$ and $\mathrm{I}_{5}$ the same. Simulation results shown in Figure 4.3 confirm the gain controllability of the circuit. The maximum power consumption was calculated to be $0.6 \mu \mathrm{~W}$.


Figure 4.2: DC characteristic for simulated and calculated output current.


Figure 4.3: DC characteristic for different gains.

Figure 4.4 shows the output current when the input signal is a triangular signal with frequency of 20 kHz . It is clear that the output is proportional to the square root of the input. The proposed circuit has a bandwidth of 1.25 MHz as shown in Figure 4.5.


Figure 4.4: Transient response of the proposed square rooting circuit.


Figure 4.5: Frequency response of the proposed square rooting circuit.

## 4. 3 Mismatch Analysis

The transistors forming the translinear loop are assumed to be perfectly matched. However, there is nothing perfect in this life and hence, the effects of having mismatch in in the transliear loop must be studied. Two mismatch cases are discussed below, MOSFETs threshold voltage, and channel length. Referring to equation (4.5), it is a good idea to study the effect of mismatch between $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$ and the mismatch between $\mathrm{M}_{3}$ and $\mathrm{M}_{5}$.

### 4.3.1 Threshold voltage mismatch

Referring to equation (1.7), it is clear that the drain current of a MOSFET transistor in subthreshold region is very sensitive to variation in the threshold voltage. Hence, threshold voltage mismatch is discussed below.

## (i) Mismatch between $M_{1}$, and $M_{2}$

Let the threshold voltages for $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$ be as shown in equations (4.6) and (4.7) respectively.
$V_{T h 1}=V_{T h}+\Delta V_{T h}$
$V_{T h 2}=V_{T h}-\Delta V_{T h}$

Where $\mathrm{V}_{\mathrm{Th}}$ is the threshold voltage for the rest of transistors forming the translinear loops.
Referring to equation (1.8), equation (4.5) will be as follows:
$I_{\text {out }}=\sqrt{\frac{I_{3}}{I_{5}}} \sqrt{\left\{\left(\frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S}-V_{T h}}{n V_{T}}\right)}\right)_{1}\left(\frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S}-V_{T h}}{n V_{T}}\right)}\right)_{2}\right\}}$
$I_{o u t}=\sqrt{\frac{I_{3}}{I_{5}}} \sqrt{\left\{\frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S 1}-V_{T h}-\Delta V_{T h}}{n V_{T}}\right)} \frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S 2}-V_{T h}+\Delta V_{T h}}{n V_{T}}\right)}\right\}}$
$I_{o u t}=\sqrt{\frac{I_{3}}{I_{5}}} \sqrt{\left\{\frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S 1}-V_{T h}}{n V_{T}}\right)} \frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S 2}-V_{T h}}{n V_{T}}\right)}\right\}}$
$I_{\text {out }}=\sqrt{\frac{I_{1} I_{2} I_{3}}{I_{5}}}$

It is clear from equation (4.8) that the circuit is insensitive to threshold voltage mismatch of $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$. However, if the mismatch between threshold voltages for $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$ were as follows:
$V_{T h 1}=V_{T h}+\Delta V_{T h}$
$V_{T h 2}=V_{T h}+\Delta V_{T h}$

The output current will be:
$I_{\text {out }}=\sqrt{\frac{I_{1} I_{2} I_{3}}{I_{5}}} e^{\frac{-\Delta V_{T h}}{n V_{T}}}$

Thus, if the threshold voltage of $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$ are different than the other transistors, this will cause a gain error of $e^{\frac{-\Delta V_{T h}}{n V_{T}}}$.

## (ii) Mismatch between $\mathrm{M}_{3}$, and $\mathrm{M}_{5}$

Let the threshold voltages for $\mathrm{M}_{3}$ and $\mathrm{M}_{5}$ be as shown in equations (4.12) and (4.13) respectively.
$V_{T h 3}=V_{T h}+\Delta V_{T h}$
$V_{T h 5}=V_{T h}-\Delta V_{T h}$

Where $\mathrm{V}_{\mathrm{Th}}$ is the threshold voltage for the rest of transistors forming the translinear loops. Then, referring to equation (1.8), equation (4.5) will be written as:
$I_{\text {out }}=\sqrt{I_{1} I_{2}} \sqrt{\left\{\left(\frac{W}{L} I_{D 0} e^{\left(\frac{V_{G G}-V_{T h}}{n V_{T}}\right)}\right)_{3} /\left(\frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S}-V_{T h}}{n V_{T}}\right)}\right)_{5}\right\}}$
$I_{\text {out }}=\sqrt{I_{1} I_{2}} \sqrt{\left\{\frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S 3}-V_{T h}-\Delta V_{T h}}{n V_{T}}\right)} / \frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S 5}-V_{T h}+\Delta V_{T h}}{n V_{T}}\right)}\right\}}$
$I_{\text {out }}=\sqrt{I_{1} I_{2}} \sqrt{\left\{\frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S S}-V_{T h}}{n V_{T}}\right)} / \frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S 5}-V_{T h}}{n V_{T}}\right)}\right\} e^{\frac{-2 \Delta V_{T h}}{n V_{T}}}}$
$I_{o u t}=\sqrt{\frac{I_{1 I_{2}} l_{3}}{I_{5}}} e^{\frac{-\Delta V_{T h}}{n V_{T}}}$

It is clear from equation (4.14) that having a mismatch in threshold voltage of $M_{3}$ and $M_{5}$, the output will be scaled by $e^{\frac{-\Delta V_{T h}}{n V_{T}}}$.This error is constant and can be considered as a gain error.

### 4.3.2 Channel length mismatch

The fabrication process is not perfect and there must be some mismatch between the transistors dimensions. Hence, channel length mismatch is discussed below.

## (i) Mismatch between $M_{1}$, and $M_{2}$

Let the channel length of $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$ be as shown in equations (4.15) and (4.16)
respectively.
$L_{1}=L+\Delta L$
$L_{2}=L-\Delta L$

Where L is the channel length for the rest of the transistors forming the translinear loops. Referring to equation (1.8), equation (4.5) will be as follows:
$I_{\text {out }}=\sqrt{\frac{I_{3}}{I_{5}}} \sqrt{\left\{\left(\frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S}-V_{T h}}{n V_{T}}\right)}\right)_{1}\left(\frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S}-V_{T h}}{n V_{T}}\right)}\right)_{2}\right\}}$
$I_{o u t}=\sqrt{\frac{I_{3}}{I_{5}}} \sqrt{\left\{\frac{W}{L+\Delta L} I_{D 0} e^{\left(\frac{V_{G S 1}-V_{T h}}{n V_{T}}\right)} \frac{W}{L-\Delta L} I_{D 0} e^{\left(\frac{V_{G S 2}-V_{T h}}{n V_{T}}\right)}\right\}}$
$I_{o u t}=\sqrt{\frac{I_{3}}{I_{5}}} \sqrt{\left\{\frac{W}{L\left(1+\frac{\Delta L}{L}\right)} I_{D 0} e^{\left(\frac{V_{G S 1}-V_{T h}}{n V_{T}}\right)} \frac{W}{L\left(1-\frac{\Delta L}{L}\right)} I_{D 0} e^{\left(\frac{V_{G S 2}-V_{T h}}{n V_{T}}\right)}\right\}}$
$I_{\text {out }}=\sqrt{\frac{I_{3}}{I_{5}}} \sqrt{\left\{\frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S 1}-V_{T h}}{n V_{T}}\right)} \frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S 2}-V_{T h}}{n V_{T}}\right)}\right\} \frac{L^{2}}{\left(L^{2}-\Delta L^{2}\right)}}$
$I_{o u t}=\sqrt{\frac{I_{1} I_{2} I_{3}}{I_{5}}} \sqrt{\frac{L^{2}}{\left(L^{2}-\Delta L^{2}\right)}}$

It is clear from equation (4.17) that having a mismatch in channel length between $\mathrm{M}_{1}$ and
$\mathbf{M}_{2}$, the output will be scaled by $\sqrt{\frac{L^{2}}{\left(L^{2}-\Delta L^{2}\right)}}$. This error is constant and can be considered as a gain error. This error can be minimized if the circuit is designed using relatively large channel length.

## (ii) Mismatch between $\mathrm{M}_{3}$, and $\mathrm{M}_{5}$

Assuming that there is a mismatch in channel length of $\mathrm{M}_{3}$ and $\mathrm{M}_{5}$ such that:
$L_{3}=L+\Delta L$
$L_{5}=L-\Delta L$

Where L is the channel length for the rest of the transistors forming the translinear loops. Referring to equation (1.8), equation (4.5) will be written as follows:
$I_{o u t}=\sqrt{I_{1} I_{2}} \sqrt{\left\{\left(\frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S}-V_{T h}}{n V_{T}}\right)}\right)_{3} /\left(\frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S}-V_{T h}}{n V_{T}}\right)}\right)_{5}\right\}}$
$I_{o u t}=\sqrt{I_{1} I_{2}} \sqrt{\left\{\frac{W}{L+\Delta L} I_{D 0} e^{\left(\frac{V_{G S 3}-V_{T h}}{n V_{T}}\right)} / \frac{W}{L-\Delta L} I_{D 0} e^{\left(\frac{V_{G S 5}-V_{T h}}{n V_{T}}\right)}\right\}}$
$I_{o u t}=\sqrt{I_{1} I_{2}} \sqrt{\left\{\frac{W}{L\left(1+\frac{\Delta L}{L}\right)} I_{D 0} e^{\left(\frac{V_{G S 3}-V_{T h}}{n V_{T}}\right)} / \frac{W}{L\left(1-\frac{\Delta L}{L}\right)} I_{D 0} e^{\left(\frac{V_{G S 5}-V_{T h}}{n V_{T}}\right)}\right\}}$
$I_{o u t}=\sqrt{I_{1} I_{2}} \sqrt{\left\{\frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S 3}-V_{T h}}{n V_{T}}\right)} / \frac{W}{L} I_{D 0} e^{\left(\frac{V_{G S 5}-V_{T h}}{n V_{T}}\right)}\right\} \frac{(L-\Delta L)}{(L+\Delta L)}}$
$I_{\text {out }}=\sqrt{\frac{I_{1} I_{2} I_{3}}{I_{5}}} \sqrt{\frac{(L-\Delta L)}{(L+\Delta L)}}$

It is clear from equation (4.20) that having a mismatch in channel length between $\mathrm{M}_{3}$ and $\mathrm{M}_{5}$, the output will be scaled by $\sqrt{\frac{(L-\Delta L)}{(L+\Delta L)}}$. This error is constant and can be considered as a gain error. This error can be minimized if the circuit is designed using relatively large channel length.

Monte Carlo analysis was carried out to confirm the mismatch analysis. Running Monte Carlo analysis for 100 iterations using the statistical model of $0.18 \mu \mathrm{~m}$ CMOS technology yields the the DC transfer curves shown in Figure 4.6 below. From the figure, the maximum error was
calculated and it is equal to $3.1 \%$.


Figure 4.6: DC transfer curves resulted from running Monte Carlo analysis for 100 iterations.

Table 6 below compares the performance of the proposed circuit to the work reported in [26]. It is clear from the table that the proposed circuit has better performance in terms of bandwidth and power consumption. It is important to note that the work in [26] utilized a very large resistor to increase the dynamic range and decrease the error. Otherwise, the dynamic range would be limited to 250 nA and the error would increase. Also, the gain controllability of the circuit in [26] is very limited.

Table 6: Comparison between the proposed controllable gain square rooting circuit and the circuit in [26].

| Reference | [26] | This work |
| :--- | :---: | :---: |
| Year | 2009 | 2014 |
| Power Supply | 0.6 V | 1 V |
| Technology | $0.18 \mu \mathrm{~m}$ | $0.18 \mu \mathrm{~m}$ |
| Bandwidth | 1 MHz | 1.25 MHz |
| Dynamic Range | 250 nA to $1 \mu \mathrm{~A}^{*}$ | 500 nA |
| error | - | $2 \%$ |
| Power <br> Consumption | $<1 \mu \mathrm{~W}$ | $0.6 \mu \mathrm{~W}$ |

[^2]
## CHAPTER 5

## A NEW MULTI-INPUT ANALOG MULTIPLIER

Many of the multipliers and dividers reported in the literature are of two inputs only. However, sometimes it is necessary to have a multi input multiplier especially in analog signal processing [28]. A trivial way of having such a circuit is to use several two-input multiplier in series as shown in Figure 5.1 below [28]. However, this method is not preferable since the error produced by the first multiplier is propagating throughout the series and hence, degrading the accuracy of the circuit. In [28] the proposed multi-input multiplier uses log-antilog approach. Another approach is the use of the transliear principle. If six MOSFETs or more operating in subthreshold form a translinear loop, then a multi-input multiplier can be achieved. In this chapter, a new multi-input multiplier using MOS transistors operating in subthreshold is presented and discussed.


Figure 5.1: Trivial way of implementing multi-input multiplier [28].

### 5.1 Proposed circuit

The proposed circuit is shown in Figure 5.2. It consists of eight transistors that form one translinear loop. It is very clear from the figure that the translinear loop is formed by the transistors $\mathrm{M}_{1}-\mathrm{M}_{8}$. Also, it is clear that the transistors $\mathrm{M}_{4}$, and $\mathrm{M}_{6}$ have the same drain current.


Figure 5.2: Proposed multi-input analog multiplier.

Appling KVL to the translinear loop yields the following equation:
$V_{G S 1}+V_{G S 2}+V_{G S 5}+V_{G S 6}=V_{G S 3}+V_{G S 4}+V_{G S 7}+V_{G S 8}$
Since all the transistors forming the translinear loops are matched and working in subthreshold region. Then, substituting equation (1.8) back into equation (5.1), yields:
$I_{1} I_{2} I_{5} I_{6}=I_{3} I_{4} I_{7} I_{8}$
Where, $I_{i}$ is the drain current for the transistor $M_{i}$.
Since $I_{4}=I_{6}$, equation (5.2) becomes:
$I_{1} I_{2} I_{5}=I_{3} I_{7} I_{8}$
Let $I_{5}$ be the output current of the circuit. Then equation (5.3) can be written as:
$I_{\text {out }}=I_{5}=\frac{I_{3} I_{7} I_{8}}{I_{1} I_{2}}$
It is clear from equation (5.4) that the circuit can be used as multi-input multiplier. It also can be used to divide a signal by the product of two signals. Moreover, it can be used to divide the product of two signals by the product of another two signals. Also, it can be used to compute the cubic of a signal by applying the same input to $\mathrm{I}_{3}, \mathrm{I}_{7}$ and $\mathrm{I}_{8}$ while $\mathrm{I}_{1}$ and $\mathrm{I}_{2}$ control the gain.

### 5.2 Simulation Results

Tanner T-spice with $0.18 \mu \mathrm{~m}$ CMOS technology is used to confirm the functionality of the circuit shown in Figure 5.2. Table 7 shows the aspect ratios for all transistors used in the simulation. The circuit operates from $\pm 0.75 \mathrm{~V}$ DC supply. The three input currents ( $\mathrm{I}_{3}, \mathrm{I}_{7}$ and $\mathrm{I}_{8}$ ) were swept from 20 nA to 80 nA . Simulation result shown in Figure 5.3 confirms the functionality of the multi-input multiplier. In Figure 5.3, the current $I_{3}$ is the $x$-axis, the current $I_{7}$ has three values ( $20 \mathrm{nA}, 50 \mathrm{nA}$, and 80 nA ), and the current $\mathrm{I}_{8}$ has only two values ( 20 nA , and 80 nA ). The percentage of relative error is shown in Figure 5.4. it is clear from the figure that the error increases with the increase in the input currents. Although the maximum error looks relatively large, it is expected to be lower than the error if the trivial approach was used. The maximum power consumption of the proposed circuit is around $1 \mu \mathrm{~W}$.

Table 7: Transistors aspect ratio of the proposed multi-input multiplier.

| Transistor | $\mathrm{M}_{1}-\mathrm{M}_{8}$ | $\mathrm{M}_{9}$ |
| :---: | :---: | :---: |
| $\mathbf{W}(\boldsymbol{\mu \mathbf { m }}) / \mathbf{L}(\boldsymbol{\mu \mathbf { m }})$ | $14 / 1$ | $10 / 2$ |



Figure 5.3: Multi-input multiplier DC transfer curves.


Figure 5.4: Multi-input multiplier error.

Figure 5.5 (b) shows the simulation result of multiplying three current signals that are shown in Figure 5.5 (a).

(a)


Figure 5.5: Transient response for the multi-input multiplier. (a) input currents. (b) output current.
Simulation for frequency response was carried out and the result is shown in Figure 5.6.
It is clear from the plot that that the -3 dB frequency is around 520 kHz . The circuit has relatively small bandwidth compared to other proposed multiplier. This means that it is suitable for low frequency applications such as biomedical applications. That is because most of the signals measured from the human body are of low frequencies.


Figure 5.6: Frequency response for the multi-input multiplier.

### 5.3 Mismatch Analysis

The transistors forming the translinear loop are assumed to be perfectly matched. However, there is nothing perfect in this life and hence, the effects of having mismatch in in the transliear loop must be studied. Two mismatch cases are discussed below, MOSFETs threshold voltage, and channel length. Referring to equation (5.4), it is a good idea to study the effect of mismatch between $M_{3}$ and $M_{1}$, the mismatch between $M_{7}$ and $M_{8}$ and the mismatch between $M_{1}$ and $\mathrm{M}_{2}$.

### 5.3.1 Threshold voltage mismatch

Referring to equation (1.7), it is clear that the drain current of a MOSFET transistor in subthreshold region is very sensitive to variation the in threshold voltage. Hence, threshold voltage mismatch is discussed below.

## (i) Mismatch between $M_{3}$, and $M_{1}$

Let the threshold voltages for $\mathrm{M}_{3}$ and $\mathrm{M}_{1}$ be as shown in equations (5.5) and (5.6) respectively.
$V_{T h 3}=V_{T h}+\Delta V_{T h}$
$V_{T h 1}=V_{T h}-\Delta V_{T h}$

Where $\mathrm{V}_{\mathrm{Th}}$ is the threshold voltage for the rest of transistors forming the translinear loops. Then, following the same procedure done in the previous two chapters, it can be shown that the output current will be as:
$I_{\text {out }}=\frac{I_{3} I_{7} I_{8}}{I_{1} I_{2}} e^{\frac{-2 \Delta V_{T h}}{n V_{T}}}$
Thus, having a mismatch in the threshold voltage of $\mathrm{M}_{1}$ and $\mathrm{M}_{3}$ will scale the output
current by a factor of $e^{\frac{-2 \Delta V_{T h}}{n V_{T}}}$. This error is constant and can be considered as a gain error.

## (ii) Mismatch between $M_{7}$, and $M_{8}$

Let the threshold voltages for $\mathrm{M}_{7}$ and $\mathrm{M}_{8}$ be as shown in equations (5.8) and (5.9) respectively.
$V_{T h 7}=V_{T h}+\Delta V_{T h}$
$V_{T h 8}=V_{T h}-\Delta V_{T h}$

Where $\mathrm{V}_{\mathrm{Th}}$ is the threshold voltage for the rest of transistors forming the translinear loops. Then, following the same procedure, it can be shown that the circuit is insensitive to threshold voltage mismatch of $\mathrm{M}_{7}$ and $\mathrm{M}_{8}$. However, if the mismatch between threshold voltages for $\mathrm{M}_{7}$ and $\mathrm{M}_{8}$ were as follows:
$V_{T h 7}=V_{T h}+\Delta V_{T h}$
$V_{T h 8}=V_{T h}+\Delta V_{T h}$

Then, the output current will be as:
$I_{o u t}=\frac{I_{3} I_{7} I_{8}}{I_{1} I_{2}} e^{\frac{-2 \Delta V_{T h}}{n V_{T}}}$

Thus, if the threshold voltages of $\mathrm{M}_{7}$ and $\mathrm{M}_{8}$ are different than the other transistors, this will cause gain error of $e^{\frac{-2 \Delta V_{T h}}{n V_{T}}}$.

## (iii) Mismatch between $M_{1}$, and $M_{2}$

Let the threshold voltages for $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$ be as shown in equations (5.13) and (5.14) respectively.
$V_{T h 1}=V_{T h}+\Delta V_{T h}$
$V_{T h 2}=V_{T h}-\Delta V_{T h}$

Where $\mathrm{V}_{\mathrm{Th}}$ is the threshold voltage for the rest of transistors forming the translinear loops. Again, following the same procedure, it can be shown that the circuit is insensitive to threshold voltage mismatch of $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$. However, if the mismatch between threshold voltages for $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$ were as follows:
$V_{T h 1}=V_{T h}+\Delta V_{T h}$
$V_{T h 2}=V_{T h}+\Delta V_{T h}$

Then, the output current will be as:
$I_{o u t}=\frac{I_{3} I_{7} I_{8}}{I_{1} I_{2}} e^{\frac{2 \Delta V_{T h}}{n V_{T}}}$

It is clear from equation (5.17) that if the threshold voltage of $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$ is different from the other transistors, this will cause some gain error of $e^{\frac{2 \Delta V_{T h}}{n V_{T}}}$.

### 5.3.2 Channel length mismatch

The fabrication process is not perfect and there must be some mismatch between the transistors dimensions. Hence, channel length mismatch is discussed below.

## (i) Mismatch between $M_{3}$, and $M_{1}$

Assuming that there is a mismatch in channel length of $\mathrm{M}_{3}$ and $\mathrm{M}_{1}$ such that:
$L_{3}=L+\Delta L$
$L_{1}=L-\Delta L$

Where L is the channel length for the rest of the transistors forming the translinear loops. Then, repeating the same procedure done before, the output current can be found to be as:
$I_{o u t}=\frac{I_{3} I_{7} I_{8}}{I_{1} I_{2}} \frac{(L-\Delta L)}{(L+\Delta L)}$

It is clear from equation (5.20) that having a mismatch in channel length between $M_{3}$ and $\mathrm{M}_{1}$, the output will be affected by $\frac{(L-\Delta L)}{(L+\Delta L)}$.This error is constant and can be considered as a gain error. This error can be minimized if the circuit is designed using relatively large channel length.

## (ii) Mismatch between $\mathbf{M}_{7}$, and $\mathbf{M}_{8}$

Let the channel length of $\mathrm{M}_{7}$ and $\mathrm{M}_{8}$ be as shown in equations (5.21) and (5.22) respectively.
$L_{7}=L+\Delta L$
$L_{8}=L-\Delta L$

Where L is the channel length for the rest of the transistors forming the translinear loops. Then, following the same procedure done previously, it can be shown that the output current will be as:
$I_{o u t}=\frac{I_{3} I_{7} I_{8}}{I_{1} I_{2}} \frac{L^{2}}{\left(L^{2}-\Delta L^{2}\right)}$

It is clear from equation (5.23) that having a mismatch in channel length between $\mathrm{M}_{7}$ and $\mathrm{M}_{8}$, the output will be affected by $\frac{L^{2}}{\left(L^{2}-\Delta L^{2}\right)}$. This error is constant and can be considered as a gain error. This error can be minimized if the circuit is designed using relatively large channel length.

## (iii) Mismatch between $M_{1}$, and $M_{2}$

Let the channel length of $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$ be as shown in equations (5.24) and (5.25) respectively.
$L_{1}=L+\Delta L$
$L_{2}=L-\Delta L$

Where L is the channel length for the rest of the transistors forming the translinear loops. Again, following the procedure done before, the output current can be found to be as:
$I_{o u t}=\frac{I_{3} I_{7} I_{8}}{I_{1} I_{2}} \frac{L^{2}-\Delta L^{2}}{L^{2}}$

It is clear from equation (5.26) that having a mismatch in channel length between $M_{1}$ and $\mathrm{M}_{2}$, the output will be affected by $\frac{L^{2}-\Delta L^{2}}{L^{2}}$.This error is constant and can be considered as a gain error. This error can be minimized if the circuit is designed using relatively large channel length.

Monte Carlo analysis was carried out to confirm the mismatch analysis. Running Monte Carlo analysis for 100 iterations using the statistical model of $0.18 \mu \mathrm{~m}$ CMOS technology yields the the DC transfer curves shown in figure below. From the figure, the maximum error was calculated and it is equal to $10 \%$ when all the input currents are equal to 80 nA .


Figure 5.7: Multi-input multiplier DC transfer curves resulted from running Monte Carlo analysis for 100 iterations.

## CHAPTER 6

## CONCLUSION AND FUTURE WORK

### 6.1 Conclusion

In this thesis, three new different circuits were designed. Namely, analog multi-function circuit, controllable gain square rooting circuit, and multi-input multiplier. Tanner tool was used to confirm the functionality of the proposed circuits. Mismatch analysis was carried out for these circuits. Compared to previously published works, the analog multi-function circuit shows better performance in terms of power consumption, linearity error, and THD over most of the published works. The controllable gain square rooting circuit shows better performance in terms of bandwidth and power consumption.

### 6.2 Future Work

There is nothing perfect. There is always a room for improvement. Thus, the following points can be considered as an extension to this work:

- Fabricating the designed circuits and testing them to prove the simulation results and to compare the experimental results with other published works.
- Researching for techniques to integrate more analog functions in a single circuit.
- Developing technique to increase the dynamic range of the CMOS circuits working in subthreshold region.


## REFERENCES

1. Garg, R.; Govil, J.; Goel, P., "MOS Translinear Principle Based Analogue Multiplier Divider," Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006. Proceedings of the International Conference , pp.332,336, 22-24 June 2006.
2. Gilbert, B., "Translinear circuits: a proposed classification", Electronics Letters, vol.11, no.1, pp.14-16, 1975.
3. Baker, R. Jacob. CMOS: Circuit Design, Layout, and Simulation. Piscataway, NJ: IEEE, 2010.
4. Seon, Jong-Kug. "Design and Application of Precise Analog Computational Circuits." Analog Integrated Circuits and Signal Processing 54.1 (2008): 55-66.
5. A, Mahmoudi, A. Khoei and KH, Hadidi "A Novel Current-Mode Micropower FourQuadrant CMOS Analog Multiplier/Divider," IEEE Conference on Electron Devices and Solid-State Circuits 2007, Tainan, Taiwan, 2007.
6. Chamorro, Jorge P., Cyril Lahuec, Fabrice Seguin, and Michel Jézéquel. "Design Rules for Subthreshold MOS Circuits." 5th Analogue Decoding Workshop. Torino, Italy. 5 June 2006.
7. Kaewdang, K.; Fongsamut, C.; Surakampontorn, W., "A wide-band current-mode OTAbased analog multiplier-divider," Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on , vol.1, pp.I-349,I-352 vol.1, 25-28 May 2003.
8. A. Graupner and R. Schüffny, "An Ultra-Low-Power Switched-Current 2-Quadrant Multiplier", In 2nd Electronic Circuits and Systems Conference ECS'99, Bratislava, Slovakia, 1999.
9. Salama, Mohammed K., and Ahmed. M. Soliman. "Low-Voltage Low-Power CMOS RF Four-Quadrant Multiplier." AEU - International Journal of Electronics and Communications 57.1 (2003): 74-78.
10. Popa, Cosmin. "Improved Accuracy Current-Mode Multiplier Circuits With Applications in Analog Signal Processing." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22.2 (2014): 443-47.
11. Naderi, Ali, Abdollah Khoei, Khayrollah Hadidi, and Hadi Ghasemzadeh. "A New High Speed and Low Power Four-quadrant CMOS Analog Multiplier in Current Mode." AEU - International Journal of Electronics and Communications 63.9 (2009): 769-75.
12. KELEŞ, S., \& KUNTMAN, H. (2011). Four quadrant FGMOS analog multiplier. Turkish Journal Of Electrical Engineering \& Computer Sciences, 19(2), 291-301.
13. Liu, Weihsing, and Shen-Iuan Liu. "Design of a CMOS Low-power and Low-voltage Four-quadrant Analog Multiplier." Analog Integrated Circuits and Signal Processing 63.2 (2010): 307-12.
14. Panigrahi, Antaryami, and Prashanta Kumar Paul. "A Novel Bulk-input Low Voltage and Low Power Four Quadrant Analog Multiplier in Weak Inversion." Analog Integrated Circuits and Signal Processing 75.2 (2013): 237-43.
15. Liu, Shen-Iuan, and Po-Ki Chen. "Low-voltage CMOS Subthreshold Four-quadrant Tripler." Analog Integrated Circuits and Signal Processing 11.3 (1996): 303-307.
16. Cheng-Chieh Chang; Shen-Iuan Liu, "Weak inversion four-quadrant multiplier and twoquadrant divider," Electronics Letters , vol.34, no.22, pp.2079,2080, 29 Oct 1998.
17. Pesavento, A.; Koch, C., "A wide linear range four quadrant multiplier in subthreshold CMOS," Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on , vol.2, no., pp.240,243 vol.2, Jul 1999.
18. B.M. Wilamowski, "VLSI analog multiplier/divider circuit," IEEE International Symposium on Industrial Electronics, 1998 ISIE '98., vol.2, pp.493-496, 1998.
19. K. Tanno, Y. Sugahara, H. Tamura, "High-linear four-quadrant multiplier based on MOS weak-inversion region translinear principle with adaptive bias technique," IEEE Region 10 Conference 2011. TENCON 2011, pp.680-684, 2011.
20. C. Sanchez-Lopez, A. Diaz-Sanchez, E. Tlelo-Cuautle, "MOS-translinearMorlet wavelets," The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002, vol.1, pp. I- 255-8, 2002.
21. M. Gravati, M. Valle, G. Ferri, N. Guerrini, L. Reyes, "A novel current-mode very low power analog CMOS four quadrant multiplier", Proceedings of the 31st European SolidState Circuits Conference, ESSCIRC 2005, Grenoble, France, pp. 495- 498, 2005.
22. Munir A. Al-Absi, Alaa Hussain \& M. Taher Abuelmaatti," A low voltage and low power analog computational circuit", Journal of circuits, system and signal processing, Feb 2013, Vol. 32, Issue 1 pp.321-331.
23. Prasertsom, D.; Unhavanich, S.; Tangsrirat, W., 'Temperature-insensitive current-mode square-rooting circuit using OTAs', (The Society of Instrument and Control Engineers) SICE Annual Conference, 2008 , pp.1139-1142, 20-22 Aug. 2008
24. Riewruja, V., 'Simple square-rooting circuit using OTAs’, Electronics Letters , vol.44, no.17, pp.1000-1002, Aug. 142008.
25. Munir A. AL-Absi and Ibrahim A. As-Sabban, ‘Anew Square-Root Circuit Using Short Channel MOSFETs with Compensation for Error Resulting from Carrier Mobility Reduction', Lecture Notes on Photonics and Optoelectronics, Vol.1, No.1, pp.6-8, June 2013.
26. Nag, A.; Paily, R.P., 'Low power squaring and square root circuits using subthreshold MOS transistors', International Conference on Emerging Trends in Electronic and Photonic Devices \& Systems, 2009. ELECTRO '09, pp.96-99, 22-24 Dec. 2009.
27. Gonzalez-Carabarin, L.; Gómez-Castañeda, F.; Moreno-Cadenas, J.A., "Generalized nth-power-law and nth-root circuits," Electrical Engineering, Computing Science and Automatic Control,CCE,2009 6th International Conference on , pp.1,4, 10-13 Jan. 2009.
28. Saatlo, Ali Naderi; Ozoguz, Serdar, "CMOS Design of a Multi-input Analog Multiplier," Ph.D. Research in Microelectronics and Electronics (PRIME), 2012 8th Conference on, pp.217-220, 12-15 June 2012.
29. J.A. de Lima, "Design of a Micropower CMOS Four-Quadrant Multiplier Based on the Translinear Principle", Proceedings of the 15th European Solid-State Circuits Conference, 1989 ESSCIRC '89., pp.260-263, 1989.
30. Liu, Shen-Iuan, and Cheng-Chieh Chang. "CMOS Subthreshold Four-quadrant Multiplier Based on Unbalanced Source-coupled Pairs." International Journal of Electronics 78.2 (1995): 327-32.

## Vita

- Eyas Saleh Al-Suhaibani
- Born in Taif, Saudi Arabia in 1986.
- Received a Bachelor's degree with honor in Electrical Engineering from King Fahd University of Petroleum and Minerals (KFUPM), Dhahran, Saudi Arabia in June 2009.
- Completed Master's degree requirements in Electrical Engineering at KFUPM, Dhahran, Saudi Arabia in May 2014.
- Worked at Saudi Iron and Steel Company (Hadeed) from October 2009 till July 2011.
- Joined Electrical Engineering Department, KFUPM, as graduate Assistance in July 2011.
- Email: suhaibani@kfupm.edu.sa
- Current Address: King Fahd University of Petroleum \& Minerals, Dhahran 3126, Saudi Arabia.


[^0]:    * See section 2.1.1 and Figure 2.2.

[^1]:    ${ }^{*}$ See section 2.1.1 and Figure 2.2.

[^2]:    * 250 nA dynamic range when the circuit operates as in Figure 2.5 and $1 \mu \mathrm{~A}$ when a large resistor is used [26].

