# DESIGN AND SIMULATION OF A CURRENT-MODE FOLDING AMPLIFIER AND ITS APPLICATION IN ANALOG-TO-DIGITAL CONVERTER 

## BY

SHAKER AHMED MAHEMOOD

A Thesis Presented to the DEANSHIP OF GRADUATE STUDIES KING FAHD UNIVERSITY OF PETROLEUM \& MINERALS

DHAHRAN, SAUDI ARABIA

In Partial Fulfillment of the
Requirements for the Degree of

MASTER OF SCIENCE
In

ELECTRICAL ENGINEERING
May, 2013

# KING FAHD UNIVERSITY OF PETROLEUM \& MINERALS 

DHAHRAN, SAUDI ARABIA

## DEANSHIP OF GRADUATE STUDIES

This thesis, written by SHAKER AHMED MAHEMOOD under the direction of his thesis advisor and approved by his thesis committee, has been presented and accepted by the Dean of Graduate Studies, in partial fulfillment of the requirements for the degree of MASTER OF SCIENCE IN ELECTRICAL ENGINEERING.


Dr. Ali A. AL-Shaikhi Department Chairman


Dr. Salam A. Zummo
Dean of Graduate Studies

$$
2915113
$$

Date


Dr. Munir A. AL-Absi (Advisor)


Dr. M. T. Abuelma'atti (Member)


Dr. Saad M. AL-Shahrani
(Member)
© SHAKER AHMED SALEM MAHEMOOD

2013

# I would like to dedicate my thesis to 

## My parents,

My wife
and

My son Muhammad,,
your love and support are always the source of my strength

## ACKNWLEDGMENTS

First and foremost, I thank ALLAH for all the blessings and wonderful opportunities He has bestowed upon me in my journey through life. It is only by his grace that I have had the ability and strength to overcome life's challenges. May peace and blessing be upon his prophet Mohammed (PBUH), his family and his companions.

My deep appreciation goes to my thesis advisor, Dr. Munir Al-absi, for his continuous help, guidance and the countless hours of attention he devoted during this work. Thanks are also due to my thesis committee members (Dr. Muhammad Abuelma'atti and Dr. Saad Al-Shahrani) for their useful comments on the thesis. Also, I would like to thank my colleagues and friends who helped me through my study.

Acknowledgment is due to King Fahd University of Petroleum and Minerals for supporting this research. Acknowledgment is also due to Hadhramout Establishment for Human Development for supporting me during master program.

I wish to express my heartfelt gratitude to my parents for their encouragement, prayers and continuous support. Also, I would like to express my sincere appreciation to my dear wife for her great patience and motivation. I owe great thanks to my brothers and sisters for their encouragement.

## TABLE OF CONTENTS

ACKNWLEDGMENTS ..... v
TABLE OF CONTENTS ..... vi
LIST OF TABLES ..... x
LIST OF FIGURES ..... xi
ABSTRACT (ENGLISH) ..... xiv
ABSTRACT(ARABIC) ..... xv
CHAPTER 1 INTRODUCTION ..... 1
1.1 A/D Converter Characteristics ..... 3
1.1.1 Resolution ..... 3
1.1.2 Sampling rate ..... 4
1.1.3 Power dissipation ..... 4
1.1.4 Chip area ..... 4
1.1.5 Signal to noise ratio (SNR) ..... 4
1.1.6 Signal-to-noise and distortion ratio (SINAD) ..... 5
1.1.7 Effective number of bits (ENOB) ..... 5
1.1.8 Spurious-free dynamic range (SFDR) ..... 5
1.1.9 Differential Non-Linearity (DNL) ..... 6
1.1.10 Integral Non-Linearity (INL) ..... 6
1.2 High Speed A/D Converter Architectures ..... 8
1.2.1 Flash (Fully parallel) ADC ..... 8
1.2.2 Interpolating Flash ADC ..... 12
1.2.3 Folding ADC ..... 14
1.3 Motivation ..... 15
1.4 Problem Statement ..... 16
1.5 Thesis Organization ..... 17
CHAPTER 2 LITERATURE REVIEW ..... 18
2.1 Introduction ..... 18
2.2 Voltage-Mode Folding ADC ..... 18
2.3 Current-Mode Folding ADC ..... 21
2.4 Current Comparator ..... 23
2.5 Why Current-Mode? ..... 25
2.6 Research Goals ..... 25
CHAPTER 3 FOLDING A/D CONVERTER ..... 27
3.1 Introduction ..... 27
3.2 Concept of Folding ..... 27
3.2.1 Triangular Folding ..... 34
3.3 Sample and Hold (S/H) ..... 35
3.4 Current Comparator ..... 37
3.5 Digital Encoder ..... 43
3.5.1 3-to-2 encoder ..... 44
3.5.2 7-to-3 encoder ..... 46
CHAPTER 4 DESIGN AND SIMULATION RESULTS ..... 49
4.1 Introduction ..... 49
4.2 Proposed Current-Mode Folding ADC ..... 49
4.2.1 Proposed Current-Mode Folding ADC ..... 52
4.2.2 Noise Analysis ..... 70
4.2.3 Current Buffer ..... 71
4.3 DC analysis of 5 bit proposed current-mode folding ADC ..... 74
4.4 Characterization of ADC ..... 76
4.4.1 Static characteristics - INL/DNL measurement ..... 76
4.4.2 Dynamic characteristics ..... 78
4.5 Summary of Current-Mode Folding ADC ..... 81
CHAPTER 5 CONCLUSION AND FUTURE WORK ..... 84
5.1 CONCLUSION ..... 84
5.2 FUTURE WORK ..... 84
REFERENCES ..... 86
VITA ..... 93

## LIST OF TABLES

Table I: Summary of various CMOS folding ADCs ..... 22
Table II: Summary of various CMOS current comparator ..... 24
Table III: Comparison between Traff and tang [44] under the same simulation conditions ..... 42
Table IV: Thermometer to Binary (3x2) encoder truth table ..... 45
Table V: Thermometer to Binary (7x3) encoder truth table ..... 46
Table VI: Transistor aspect ratios of the proposed current-mode folding amplifier ..... 61
Table VII: Transistors dimensions for CCII+ ..... 73
Table VIII Performance summary of Folding and Interpolating ADC. ..... 82
Table IX : State of the art medium resolution CMOS folding ADCs ..... 83

## LIST OF FIGURES

Figure 1-1: Analog-to-digital converter (ADC) ..... 1
Figure 1-2: Block diagram of a complete system ..... 2
Figure 1-3: INL and DNL in A/D Converter first definition ..... 7
Figure 1-4: INL and DNL in A/D Converter second definition ..... 7
Figure 1-5: Voltage-Mode Flash A/D converter Architecture ..... 9
Figure 1-6: Current-Mode Flash A/D converter Architecture. ..... 11
Figure 1-7: 4-bit Interpolating ADC (interpolating factor of 4) ..... 12
Figure 1-8: Folding ADC topology ..... 14
Figure 2-1: Schematic diagram of Traff's circuit ..... 23
Figure 2-2: Block Diagram of Current-Mode Folding Amplifier ..... 26
Figure 3-1: Block diagram of current-mode folding flash ADC ..... 29
Figure 3-2: Folding characteristics for $b M S B=2$ and $b L S B=3$ ..... 29
Figure 3-3: Transfer characteristics of the folding circuit. ..... 30
Figure 3-4: A 5-bit folding ADC using triangular wave folding amplifier ..... 32
Figure 3-5: A 5-bit folding ADC (saw-tooth wave of folding amplifier) ..... 33
Figure 3-6: Current mirror based current mode folding amplifier [38]. ..... 34
Figure 3-7: CMOS TG S/H circuit ..... 36
Figure 3-8: Symbol a current comparator ..... 37
Figure 3-9: Traff current comparator circuit ..... 38
Figure 3-10: Simulation results of traff's circuit ..... 39
Figure 3-11: Schematic diagram of current comparator proposed by [44] ..... 40
Figure 3-12: Simulation results of proposed circuit by [44] ..... 41
Figure 3-13: Block diagram of Flash ADC. ..... 43
Figure 3-14: Block diagram of 3-to-2 encoder ..... 44
Figure 3-15: Logic circuit of $3 \times 2$ encoder ..... 45
Figure 3-16: Block diagram of 7-to-3 encoder ..... 46
Figure 3-17: Logic circuit of $7 \times 3$ encoder ..... 47
Figure 4-1: Circuit diagram of 5-bit folding ADC ..... 51
Figure 4-2: The concept used in developing the proposed folding amplifier ..... 52
Figure 4-3: Circuit diagram of block 1 and its transfer curve ..... 53
Figure 4-4: Circuit diagram of block 2 and its transfer curve ..... 57
Figure 4-5: Current-mode folding amplifier with a folding factor of 4. ..... 60
Figure 4-6 : Input and output characteristics of current-mode amplifier ..... 62
Figure 4-7: Transient response of current-mode folding amplifier ..... 63
Figure 4-8: Effect of process variations (W/L) on the DC characteristic ..... 66
Figure 4-9: Effect of process variations of biasing currents on the DC characteristic ..... 67
Figure 4-10: Effect of temperature variations on DC characteristic ..... 68
Figure 4-11: Effect of power supply variations on DC characteristic ..... 69
Figure 4-12: Noise current for proposed folding amplifier ..... 71
Figure 4-13: The CCII+ used as a current buffer. ..... 72
Figure 4-14: Architecture of the CCII+ ..... 72
Figure 4-15: DC analysis of CCII+ used as current buffer ..... 73

Figure 4-16: The proposed current-mode folding ADC's output to the ramp input: (a) Analog input, (b) Digital output

Figure 4-17: Output signal for an analog ramp input signal of the proposed folding ADC.

Figure 4-18: Measured DNL and INL .............................................................................. 77
Figure 4-19: FFT calculated power spectrum from the sampled ADC output data fin=10 kHz and $\mathrm{fs}=400 \mathrm{MSPS}$.

Figure 4-20: The output spectrum of two input-tone input which are 7 KHz and 9 KHz at 10 KHz sampling speed


#### Abstract

Full Name : Shaker Ahmed Mahemood Thesis Title : Design and Simulation of A Current-Mode Folding Amplifier and Its Application in Analog-To-Digital Converter

Major Field : Electrical Engineering Date of Degree : May 2013

The applications of CMOS current-mode circuits have increased dramatically. Currentmode signal processing has some recognized advantages over voltage-mode signal processing in low voltage and low power application.

Folding is a technique to reduce the complexity of the flash A/D converter by reducing the number of comparators while maintaining a relatively good conversion speed. In other words, in folding $\mathrm{A} / \mathrm{D}$ converters the number of comparators can be reduced significantly via an analog preprocessing circuit.

This thesis deals with design and simulation of a 5 bit new CMOS current-mode folding flash analog-to-digital converter (ADC). A new current-mode folding amplifier is designed to be used as the core block in the folding ADC, which produces a nearly ideal saw-tooth input-output characteristic. The proposed design reduces the complexity of the ADC by reducing the number of comparators, silicon area and power consumption. The functionality of the different building blocks and ADC is simulated using Tanner simulation tools in $0.35 \mu \mathrm{~m}$ CMOS technology. The power dissipation of the proposed folding ADC is 1.26 mW using a $\pm 1 \mathrm{~V}$ power supply. Simulation results are in excellent agreement with the theory.


## ملخص الرسالـة

الاسم الكامل : شاكر أحمد محيمود
عنوان الرسالة : رقميميم ومحاكاة نموذج التيار لمكبرات الطي وتطبيقاته في التحو لات من تماتلي الى التخصص : هندسة كهربائية تاريخ الارجة العلمية : مايو 2013

التطبيقات لدوائر التيار من نوع CMOS زادت بشكل كبير. فمعالجة إشارات التيار لديها بعض المز ايا على معالجة إثنارات الجهد في دوائر الجهـ المنخفض و التطبيقات ذات الطاقة المنخفضة.

الطي هو تقنية لتقليل عدد المقارنات المستخدمة في محول تمانلّي- رفمي من نوع وميضي مع الحفاظ على سرعة تحويل جيدة نسبيا. وبعبارة أخرى، باستخدام مكبر طي يمكن تقليل عدد المقارنات في دائرة محول تماثلي- رقمي من نو ع الطي.

هذا البحث يهذف الى تصميم ومحاكاة محول تماتلي- رقمي من نوع وميضي يعمل في نطاق التيار باستخدام ترانزستور من نوع CMOS. مضخم التيار من نوع الطي الجديد صمم لكي يتم استخدامه في المحول، والذي ينتج اشارة سن المنشار. و هذا التصميم يؤدي الى تقليل عدد المقارنات المستخدمة ومن ثم المساحة الهطلوبة من السليكون والطاقة المستهلكه.تم محاكاة عمل المحول باستخدام احد البرامج المتتمدة من الصناعة وتقنية $\mu 0.35 \mathrm{H}$.الطاقة المستهلكه لهذا المحول التماتلي-الرقمي المقترح 1.26mW عند استخدام مزود الجهج 2 فولت. كما تبين ان نتائج الدحاكاة متطابقة تماما مع النظرية.

## CHAPTER 1

## INTRODUCTION

The world around us is analog. The analog to digital converter (ADC) is one of the most important building blocks to interface analog world to the digital world. An ADC is an electronic circuit that converts continuous signals to discrete digital signals. The reverse operation is executed by a digital-to-analog converter (DAC). Lately, the applications for ADCs have extended widely in numerous applications. For example: digital telephone transmission, cell phones, and medical imaging. Generally, ADC design requires more power and the circuit is more complicated than DAC to achieve a certain speed and resolution [1]. The idea of the ADC process is shown in Figure 1-1. The analog input signal is applied to the ADC and after a certain amount of time the conversion will be established, and the convertor provides a digital code at its output.


Figure 1-1: Analog-to-digital converter (ADC)

Digital systems have significant advantages over analog systems. Digital systems allow flexibility in reconfiguring the digital systems operation simply by changing the program. Digital systems offer much better control of accuracy requirements than analog systems. Digital signals are easily stored and digital implementation is cheaper than analog counterpart. Based on the advantages of digital systems, many practical systems have used digital signal processing. For example, image processing; telephone transmission, medical imaging, and detection of nuclear explosions and in vast variety of other applications. Figure 1-2 shows the block diagram of a complete signal processing system: it is clear that ADC is the core block in such system and the efficiency of the system will depend much on the ADC.


Figure 1-2: Block diagram of a complete system

ADCs are found in different architectures and each one has unique characteristics and different limitations, so the most convenient conversion technique should be chosen based on the application. The most common types of ADCs are flash, successive approximation and sigma-delta.

This thesis describes the design and simulation of a 5-bit current-mode folding ADC realized by using $0.35 \mu \mathrm{~m}$ CMOS technology. The ADC is designed to meet certain
design specification. The design techniques and issues of folding and interpolating ADC will be further explained in the next sections.

### 1.1 A/D Converter Characteristics

The definitions and descriptions of important parameters and characteristics for A/D converters are as follows:

### 1.1.1 Resolution

Resolution is defined as the smallest amplitude change in the input signal that can be determined by ADC. It is typically represented by the number of bits in the ADC and the full-scale range of the device to represent the output digital signal. The size of each step which is equal to the LSB bit voltage or current is given by

$$
\begin{equation*}
\mathrm{LSB}=\frac{\mathrm{FS}}{2^{\mathrm{N}}-1} \tag{1-1}
\end{equation*}
$$

Where $F S$ is the full scale range or the amplitude of the input signal and $N$ is the number of bits. Higher resolution implies a better accuracy of the digital representation. As an example, the LSB is $0.533 \mu \mathrm{~A}$ for the case of 4 -bit resolution and $8 \mu \mathrm{~A}$ amplitude of the input analog signal.

### 1.1.2 Sampling rate

Sampling rate or sampling frequency is defined as the number of samples of the input signal taken per second. The sampling rate is the speed at which analog input simples can be continuously converted into a digital word.

### 1.1.3 Power dissipation

Power dissipation in electronic devices is defined as the conversion of electrical energy of power supply to heat. In general, complex circuits with high-resolution tend to consume more power than simpler lower resolution circuits.

### 1.1.4 Chip area

CMOS ICs are fabricated on thin circular slices of silicon called wafers. Each wafer may contain as few as 20 or 30 ICs or as many as several hundred or even several thousand of individual chips or die. Typically, should be minimum.

### 1.1.5 Signal to noise ratio (SNR)

Signal to noise ratio is a very important dynamic specification of an A/D converter in digital signal processing systems. SNR is defined as the ratio of the output signal power to the output noise power. For an N-bit ideal A/D converter with a sinusoidal input, the SNR can be expressed as [2]:

$$
\begin{equation*}
\mathrm{SNR}=6.02 * \mathrm{~N}+1.76(\mathrm{~dB}) \tag{1-2}
\end{equation*}
$$

Equation (1-2) can be used to evaluate the performance of any quantizer relative to the ideal.

### 1.1.6 Signal-to-noise and distortion ratio (SINAD)

The ratio of the signal to the noise and distortion is defined as SINAD, $\mathrm{S} / \mathrm{N}+\mathrm{D}$, or $\operatorname{SNDR}$ which is the ratio of the rms value of the output signal to rms sum of all other spectral components [3].

One of the most important parameters for an A/D converter is SINAD because it represents the most significant noise and nonlinearity of an A/D converter.

### 1.1.7 Effective number of bits (ENOB)

ENOB represents the dynamic performance of an ADC, which gives the conversion bit of an ADC at a specific input frequency. ENOB is computed as shown below [3]:

$$
\begin{equation*}
\mathrm{ENOB}=\frac{\mathrm{SNDR}-1.67}{6.02} \tag{1-3}
\end{equation*}
$$

### 1.1.8 Spurious-free dynamic range (SFDR)

SFDR is the ratio of the strength of the fundamental frequency to the strongest spurious signal in the output, representing a usable dynamic range of an A/D converter [3].

### 1.1.9 Differential Non-Linearity (DNL)

DNL is defined as the difference between two adjacent codes at each vertical step in percent or LSBs, as shown in Figure 1-3 [3].

Other possible definitions DNL of ADCs is the difference between an actual step width and the ideal value of 1LSB, as shown in Figure 1-4 [4].

DNL=Actual step (code) width - Ideal step (code) width

### 1.1.10 Integral Non-Linearity (INL)

INL is defined as the difference between of the output signal or output code of an A/D and ideal finite resolution characteristic measured vertically in percent or LSBs, as shown in Figure 1-3 [3].

Other possible definitions INL of ADCs is INL error is described as the difference between the actual data converter code transition points and a straight line. A straight line is drawn between the end points of the first and last code transitions as shown in Figure $1-4$. When INL is smaller than or equal to $\pm 0.5 \mathrm{LSB}$, this converter is monotonic [4].

The monotonicity of the converter means that the output of, for example, ADC never decreases with an increasing analog input signal.


Figure 1-3: INL and DNL in A/D Converter first definition


Figure 1-4: INL and DNL in A/D Converter second definition

### 1.2 High Speed A/D Converter Architectures

There are many different types of architectures for implementing ADCs, depending on the type of application. There are three categories to classify those types of ADCs depending on their speed of operation which are low speed ADC, medium speed ADC and high speed ADC.

In the following section flash and folding of the high speed ADC architecture is described.

### 1.2.1 Flash (Fully parallel) ADC

High speed ADCs are required in many applications. Flash ADC (also known as a direct conversion ADC ) is the fastest ADC architecture, because the conversion speed in flash ADC is only one clock cycle per conversion. Several architectures of flash ADC are implemented in both voltage-mode and current-mode. A simple way to build a highspeed ADC is to use a flash (fully parallel) structure [5]-[14]. The concept of voltagemode flash A/D converter is straight forward. The function of flash ADC is to compare the analog input to a set of reference voltages and feed these outputs to encoder to produce digital output. Figure 1-5 shows a typical voltage-mode flash A/D converter block diagram.


Figure 1-5: Voltage-Mode Flash A/D converter Architecture

Generally, an N bit voltage-mode flash ADC consists of $2^{\mathrm{N}}$ resistors, $2^{\mathrm{N}}-1$ comparators. Each comparator has two inputs; one is connected to the analog input and a second input to a reference voltage. The reference voltage is generally generated by a resistor string and the difference between these reference voltages is equal to the least significant bit (LSB) voltage. The output of the comparators is called thermometer code (TC). This thermometer code is fed into digital encoding logic that converts $2^{\mathrm{N}}-1$ inputs to N bits binary code (BC).

For example, a four bit voltage-mode flash ADC consisting of 16 resistors and 15 comparators generates 15 bit thermometer code, which is encoded to four bits digital output using a digital encoder.

In this thesis, a 5 bit current-mode folding ADC is considered. Current-mode flash $\mathrm{A} / \mathrm{D}$ converter architecture is shown in Figure 1-6 [6]. Fully-flash ADC is composed $2^{\mathrm{N}}-1$ comparators with N -bits of digital output resolution. Each comparator has two inputs; one is connected to the analog input and the second is connected to a reference current. These current references are generally realized using PMOS current mirrors for positive reference currents and NMOS current mirrors for negative reference currents. The output of the folding amplifier is the input signal of the current-mode flash. This signal is copied and distributed to all comparators using identical current mirrors. The Digital output is generated by using digital encoder.


Figure 1-6: Current-Mode Flash A/D converter Architecture.

The fastest and conceptually simplest conversion process is full flash or parallel flash ADC , because the whole ADC processes finishes in one step. On the other hand, the full flash ADC suffers from several drawbacks:

- The hardware complexity increases exponentially when the number of bits increases. For N -bit resolution, it needs $2^{\mathrm{N}}-1$ comparators. This limits flash converter to 8 -bits resolution.
- Large power consumption.
- Large chip area.


### 1.2.2 Interpolating Flash ADC

Interpolating $A / D$ converters are used to reduce the input capacitance and the number of preamplifiers in flash architectures. Figure 1-7 shows the 4-bit interpolating ADC using an interpolation factor of four [2].


Figure 1-7: 4-bit Interpolating ADC (interpolating factor of 4)

There are two types of interpolation; current-mode and voltage-mode interpolation [15]. In voltage-mode interpolation resistors are used in most conventional flash and folding ADCs [16], whereas current-mode interpolation uses current mirrors [17].

The main benefit of an interpolating technique is to reduce the number of differential pairs attached to the input signal. This will provide less input capacitance, which is quite high for a flash converter, and reduce the power consumption. In addition, interpolation technique is used in folding ADCs to reduce the number of folding amplifier by generating extra folding waveforms. Generally speaking, the folding and interpolation achieve high speed, medium resolution, and low power consumption which is required in many applications.

There are many techniques used to reduce the number of comparators. The first technique is called subranging. The ADC subranging is slower than the flash ADC, because it needs two or more steps to complete the conversion. The second technique is called folding. This technique reduces the complexity of flash ADC while keeping high conversion rate. The third technique is called pipeline, in which the speed is much slower. In this thesis, we will focus on folding ADC. The number of comparators can be reduced significantly, by using the folding technique that produces more zero-crossing points than flash ones. Folding architectures can run at high sampling rate and low power consumption.

### 1.2.3 Folding ADC

Interpolating architecture can be used to reduce the number of input amplifiers (preamplifiers). Interpolation ADC has the same number of comparators as flash ADC which is almost equal to $2^{\mathrm{N}}$ for an N -bit converter. This large number of comparators can be significantly reduced by using a folding architecture. The architecture of the folding ADC is as shown in Figure 1-8. In folding A/D converter the MSB and LSB bits are generated separately using coarse and fine quantizers respectively.


## Figure 1-8: Folding ADC topology

The total resolution of folding ADC is $\mathrm{N}=\mathrm{Nmsb}+\mathrm{Nlsb}$, where Nmsb and Nlsb are bits determined by coarse and fine converter respectively. The analog preprocessing consists of the folding circuits; this folding circuit could be current-mode or voltage-mode depending on the application requirements.

More information about folding ADC has presented in chapters 2 and 3.

### 1.3 Motivation

In the last few decades, ADC applications have grown dramatically leading to the development of many low cost integrated circuits. The demand for a low cost, low power and high speed ADC is ever increasing. In this thesis, two different ADC architectures are studied; one is a low resolution ADC and the other is a moderate resolution ADC .

Folding A/D converters are one of the fastest ADC. Current-mode folding amplifier is the core block in folding ADC. The accuracy of ADC depends heavily on the accuracy of the folding amplifier. The motivation of this thesis is to design and improve the performance of folding ADC using current-mode folding amplifier. The proposed current-mode folding amplifier should generate saw-tooth waveform instead of triangular waveform. Thus, the complete current-mode folding ADC should have good features like high accuracy, low voltage, low power consumption, occupying small chip area and operating at high speed.

To achieve the above requirements, the following tasks will be carried out:
I. Develop a new current-mode folding amplifier to generate saw-tooth waveform.
II. Investigate and evaluate a good current-mode comparator to be used in the design of folding ADC.
III. Design and simulate a 5 bit current-mode folding ADC.

### 1.4 Problem Statement

A key element in the design of the folding ADC is the folding amplifier, and due to the wide application of ADCs, the area is open for more development especially in the current-mode approach.

The current-mode folding amplifier is available in the open literature; produce a triangular waveform, which will reduce the accuracy of ADC and leads to error, more details are given in chapter 3. This thesis will focus on designing a CMOS current-mode saw-tooth folding amplifier that is used in a current mode analog-to-digital converter (ADC). Folding the input signal to saw-tooth shape will enhance the accuracy of the conversion. Such amplifier is not available in the open literature and patent resources.

### 1.5 Thesis Organization

Chapter 1, INTRODUCTION, presents the ADC characteristics, high speed ADC architectures, motivation and the organization of thesis.

Chapter 2, LITERATURE REVIEW, summarizes previous work of folding ADC and current comparator and discusses the research goals.

Chapter 3, FOLDING A/D CONVERTER, presents the proposed techniques to overcome the problems of the triangular waveform of folding ADC. Also, a comparison is made between different current comparators to select the best and suitable one for our proposed design. Digital encoder is designed.

Chapter 4, DESIGN AND SIMULATION RESULTS, presents the design of a 5 bit current-mode folding ADC.

Chapter 5, CONCLUSION AND FUTURE WORK, a summary of the thesis is provided along with recommended future studies and extensions.

## CHAPTER 2

## LITERATURE REVIEW

### 2.1 Introduction

The literature review is intended to give information about what has been done so far in ADC design. An extensive review was conducted to survey the methods of designing ADC based on both voltage and current mode folding amplifier.

As stated before, using the folding technique in ADC design, the number of comparators required in the quantization process, decreases as the order of folding increases. The concept of folding was introduced by Arbel and Kruz in 1975 and is confirmed to be efficient for moderate resolution and high speed ADC applications [18]. Initially folding ADCs have been successfully implemented in bipolar technologies [19] -[22], but now it is implemented in both CMOS and BiCMOS technologies [23] - [29].

### 2.2 Voltage-Mode Folding ADC

The core building block in voltage-mode ADC is the folding amplifier. A CMOS implementation of the voltage-mode folding amplifier based on differential pair is presented in [30]. The folding amplifier circuit consists of eight differential pairs with
the outputs of the odd and even numbered differential pairs cross coupled. One of the inputs is connected to the converter input voltage and the other one is connected to the reference voltages generated by a resistive ladder. The proposed 8 -bit conventional folding amplifier is designed using differential pairs with small tail currents $(40 \mu \mathrm{~A})$. The proposed circuit operates from 5 V supply and consumes 110 mW at $70 \mathrm{Ms} / \mathrm{s}$ using. This type of folding amplifier suffers from several drawbacks, like non-linearity differential pairs, high power supply voltage requirement, and the zero crossing offset error due to the mismatch between current sources. In reference [31]a good solution to obtain larger bandwidth by using common-gate amplifiers as a load to the differential pair. The input signal is voltage, but the output of the proposed folding amplifier is current. Using current-mode signal processing in the fine quantizer path to reduce voltage swings and achieve high speed, this folding amplifier is suitable for low voltage high speed applications. A 7-bit 300MSamples/s folding and interpolating ADC has been designed to produce a bandwidth up to 60 MHz and consumes 200 mW from 3.3 V power supply. The chip area is $1.2 \mathrm{~mm}^{2}$ using $0.35 \mu \mathrm{~m}$ CMOS technology. The reference voltages of this circuit are generated using a resistive ladder; this dissipates more power and needs large area. Also, transistor sizes of the folding amplifier must be large enough to ensure that the offset voltage is much smaller than one LSB. In [16] a CMOS folding and interpolating ADC was proposed. MOS-transistors-only folder block is introduced which contributes to a small chip area. An INL/DNL of 0.77 LSB/0.6 LSB was measured. The circuit can operate from a 3.3 V supply and was implemented in a $0.18 \mu \mathrm{~m}$ CMOS process. The active area is $0.25 \mathrm{~mm}^{2}$ and consumes a total power of 181 mW . Guo et. al [32] developed a current-steering voltage-mode folding amplifier. The amplifier has
several advantages over conventional voltage-mode folding amplifier. It requires a single current source, so the matching is not needed whereas the power consumption is reduced. The circuit was simulated at both 5 V and 3.3 V using $0.6 \mu \mathrm{~m}$ and $0.25 \mu \mathrm{~m}$ CMOS processes technology. It was concluded that this current steering amplifier runs much faster than the conventional folding amplifier at the same power consumption. Oza and Devashrayee in [33] and [34] presented two voltage-mode differential amplifier based folding amplifier with a folding factor=4 operating from 1.5 V supply voltage [34] and a folding factor $=8$ operating from 1.7 V supply voltage [34]. The proposed structures in [33] and [34] were simulated and implemented using $0.18 \mu \mathrm{~m}$ and $0.13 \mu \mathrm{~m}$ CMOS processes technology respectively. In reference [35] a threshold inverter quantization (TIQ) technique has been proposed for reduction of power and area in folding block of folding and interpolating ADC. Reference ladder inverters are used instead of resisters and as a result the area and static power consumption are expected to be lower and improves the frequency response. The disadvantage of this circuit is the threshold of inverter is a function of temperature. If there is a variation in surrounding temperature the threshold voltage of inverter will change. Lee et. al [36] have implemented a 6-bit 1GSPS folding ADC operating from a 1.8 v supply voltage. The proposed architecture was based on a fully folded ADC using the resistive interpolation technique for Ultra Wide Band (UWB) applications. ADC achieves an effective resolution bandwidth (ERBW) of 200 MHz , when the clock speed is 1 GHz and the power consumption is 60 mW . The measured results for INL and DNL are $\pm 0.7 \mathrm{LSB}, \pm 0.5 \mathrm{LSB}$, respectively. For an input signal of 100 MHz frequency and clock frequency $\mathrm{Fs}=1 \mathrm{GHz}$, the measured SNDR is
33.64 dB . The chip is realized using $0.18 \mu \mathrm{~m}$ CMOS technology and the active chip area is $0.27 \mathrm{~mm}^{2}$.

### 2.3 Current-Mode Folding ADC

It will be mentioned in this chapter section 5 why the current-mode circuits have more advantages over its voltage-mode counterpart. An 8-bit CMOS current-mode folding ADC with three-level folding amplifier has been presented in [37]. The proposed circuit not only reduces the number of reference current sources, but also enhances the performance of the folding block. The proposed circuit was implemented using $1.5 \mu \mathrm{~m} \mathrm{n}$ well CMOS technology and operated from a 5V power supply. In reference [38] currentmode folding amplifier based on the current mirror with folding factor $=5$ was presented. Using this folding amplifier it is much easier to achieve an excellent piecewise linear transfer characteristic of the folding amplifier; usually a triangular-shape. The proposed circuit was implemented using $0.35 \mu \mathrm{~m}$ CMOS process and can operate from a 3 V supply voltage. The proposed circuit is suitable for lower voltage design. However, the channel length of the transistor should be large to get sufficient accuracy, and this will lead to lower speed and large area. In reference [39] the authors presented a current-mode folding amplifier with a folding factor $=16$ operating from 1.5 V supply voltage and implemented in $0.18 \mu \mathrm{~m}$ CMOS process. This amplifier is constructed based on current mirrors, so higher linearity and lower distortion for ideal triangular transfer characteristic
curve is much easier to achieve compared with the voltage-mode based on conventional differential pair. Folding amplifier with high folding rate, high linearity and low distortion is verified to be more suitable for low supply voltage.

A key element in the design of the folding ADC is the folding amplifier, and due to the wide application of ADCs , the area is open for more development especially in the current -mode approach.

A summary of various ADCs performances is presented in Table I.

Table I: Summary of various CMOS folding ADCs.

| Reference | $[30]$ | $[26]$ | $[23]$ | $[39]$ | $[16]$ | $[36]$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Publication | 1995 | 1996 | 2003 | 2006 | 2006 | 2008 |
| Technology | $0.8 \mu \mathrm{~m}$ <br> CMOS | $1 \mu \mathrm{~m}$ <br> CMOS | $0.35 \mu \mathrm{~m}$ <br> CMOS | $0.18 \mu \mu$ <br> CMOS | $0.18 \mu \mathrm{~m}$ <br> CMOS | $0.18 \mu \mathrm{~m}$ <br> CMOS |
| Bits | 8 | 8 | 7 | 8 | 8 | 6 |
| Type | VM | VM | VM | CM | VM | VM |
| Sample and <br> Hold | No | Yes | Yes | No | Yes | Yes |
| Input BW <br> (MHz) | 6 | 5 | 60 | 1 | 4 | 200 |
| Speed Ms/s | 70 | 125 | 300 | NA | 200 | 1000 |
| Supply <br> Voltage | 3.3 V | 5 V | 3.3 V | 1.5 V | 3.3 V | 1.8 V |
| Power <br> consumption | 110 mW | 255 mW | 200 mW | NA | 181 mW | 60 mW |

NA: Not available

### 2.4 Current Comparator

In general, the current comparator is used to compare signals between two terminals with varied current and produces a digital output. Comparators are widely used in many applications such as data converters, oscillators, and sensor circuit as well. Current comparators are essential in most of the data converters designed in current mode. In reference [40] one of the most famous designs of current comparators is proposed by Traff in 1992 as shown in Figure 2-1.

The proposed circuit is designed based on a combination of two inverters with positive feedback. In most of the published works, Traff results are set to be a reference although it was simulated using the $2 \mu \mathrm{~m}$ CMOS technology.


Figure 2-1: Schematic diagram of Traff's circuit

In reference [41] the authors presented a new high-speed current comparator. The proposed circuit was implemented in $1.6 \mu \mathrm{~m}$ CMOS technology and can operate from a 5 V power supply. The disadvantages of this proposed circuit are the increased complexity and power consumption. On the other hand, the speed/power ratio is increased at low input current. The authors in reference [42] reported the design of a current comparator and its implementation in $0.35 \mu \mathrm{~m}$ CMOS process. The proposed circuit can operate from 3 V supply voltage. The simulation results reported in this work shows the improvement in the response time as well as power consumption.

Comparators are key building blocks in ADCs. The performance of ADCs is directly related to the accuracy of the folding amplifier and comparator used.

A summary of performance comparisons used for current comparators is presented in Table II

Table II: Summary of various CMOS current comparator

| Reference | Traff [40] | Tang [41] | Lin et al. <br> [42] | Banks and <br> Toumazou [43] | Tang [44] |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Publication | 1992 | 1994 | 2000 | 2008 | 2009 |
| Technology $(\mu \mathrm{m})$ | 2 | 1.6 | 0.35 | 0.35 | 0.18 |
| Power supply(V) | 5 | 5 | 3 | 3 | 1.8 |
| Propagation <br> delay(ns) | 10 | 11 | 2.8 | 14 | 0.6 |
| Power <br> consumption( $\mu \mathrm{W})$ | 390 <br> (at 10nA) | 1400 <br> (at 100 nA$)$ | 580 <br> (at 100 nA$)$ | 300 <br> (at 10 nA$)$ | NA |
| Minimum Input <br> Current amplitude <br> $(\mathrm{nA})$ | 500 | 10 | 50 | 10 | 100 |

### 2.5 Why Current-Mode?

A conventional voltage-mode folding amplifier is built based on differential pair. It is well known that the differential pair is not suitable for low voltage design because of nonlinearity problem. Recently, the applications of CMOS current-mode circuits have increased dramatically. Current-mode circuits have some recognised advantages over voltage-mode. They show high speed, large dynamic range, large bandwidth, low supply voltage, high accuracy and less sensitivity to power and ground noise [45][46].

The reason for choosing current-mode signal processing is that a lot of signal sources are a current type like photo sensors, temperature sensors and several biomedical circuits. This current-mode approach is also practically useful in the analog integrated circuit (IC) environment.

### 2.6 Research Goals

The objective of this thesis is to design and simulate a 5-bit folding ADC using Tanner Tools. From the literature review it is obvious, that the folding amplifier circuit is a core circuit in the design of folding ADCs. The proposed current-mode folding amplifier is used to fold or map the input signal to saw-tooth like waveform using current-mode folding amplifier, which will provide a good performance of folding ADC to be compatible for many applications. This current-mode folding amplifier will be used in the design of
folding flash ADC. The proposed block diagram of current-mode folding amplifier is shown in Figure 2-2.


Figure 2-2: Block Diagram of Current-Mode Folding Amplifier

## CHAPTER 3

## FOLDING A/D CONVERTER

### 3.1 Introduction

Folding ADC is a combination of two ADC architectures, the flash and the folding architecture. Flash architecture is used in the coarse quantizer and folding architecture with flash architecture is used in fine quantizer. However, flash is built based on currentmode comparator and digital encoder.

Folding ADC is one of the best solutions for flash ADC to digitize the analog signals. Folding architecture reduces the number of comparators required for fully parallel (flash) architectures, while retaining the advantage of high speed. Folding is good candidate for low-power implementations of medium resolution ( 6 to 10b). This chapter will focus on folding ADC architectures; current comparator and digital encoder to implement a suitable folding ADC.

### 3.2 Concept of Folding

Earlier the folding technique was used to generate sine wave [47]. Later on, the folding circuit was used in the design of ADCs. The purpose of folding ADC converter is to form
the residue signal with simple analog circuits. Fundamentally, the circuit folds the input signal by a factor called folding factor (FF). This folding factor determines the number of signals to be combined and reduces the number of comparators. In flash ADC, $2^{N}-1$ comparators are required for an N -bit resolution. In folding ADC , the number of comparators is decreased dramatically. For $(N=m+l)$ bits resolution with most significant bits and $l$ least significant bits, the number of comparators required for folding ADC is $\left(2^{m}-1\right)$ MSB comparators and $\left(2^{l}-1\right)$ LSB comparators. The total number of comparators used is $\left(2^{m}-1\right)+\left(2^{l}-1\right)$ instead of $2^{m+l}-1$ for an equivalent resolution full flash ADC.

Folding is a type of analog preprocessing that is used to produce more than one zerocrossing point which reduces the number of comparators, and thus, the power consumption and silicon area of a flash ADC. The block diagram of the basic folding ADC and its characteristics are shown in the Figure 3-1and Figure 3-2 respectively. The input signal is applied to an analog preprocessing circuit called folding amplifier, and the output of this folding circuit is connected to a fine quantizer. Also, the input signal is directly connected to a coarse quantizer. The coarse digital output represents the most significant bits (MSB) and the fine digital output will produce the least significant bits (LSB). The total bit resolution $\left(\mathrm{N}_{\mathrm{B}}\right)$ of the folding ADC is $\mathrm{N}_{\mathrm{B}}=\mathrm{b}_{\mathrm{MSB}}+\mathrm{b}_{\mathrm{LSB}}$. Note that, both coarse and fine quantizers are full flash.


Figure 3-1: Block diagram of current-mode folding flash ADC


Figure 3-2: Folding characteristics for $b_{M S B}=2$ and $b_{L S B}=3$

As explained before folding reduces the number of comparator required. This will reduce the power consumption and area. For example, a 5 bit flash ADC utilizes 31 comparators and by employing folding circuit with 4 folding factor saw-tooth output, the number of comparators of 3 bit fine ADC and 2 bit coarse ADC can be reduced from 31 to 10 .

There are three different approaches in folding. The transfer characteristics of the three different types of folding circuit are shown in Figure 3-3. The output of folding amplifier could be saw-tooth, triangular or sinusoidal based on the architecture. Several implementations have been reported. Some approaches are based on the differential pair which produce approximately a sinusoidal wave [28], [29], and some others are based on current mirrors which produce approximately a triangular wave [38]. Both sinusoidal and triangular waves will lead to errors in conversion and hence degrade the accuracy of A/D converter.


Figure 3-3: Transfer characteristics of the folding circuit.

The folding amplifier concept can be understood by referring to Figure 3-4and Figure 3-5 in which a triangular and saw-tooth shaped transfer characteristic of folding factor 4 are shown. As an example, for 5-bit ADC, when the input current sweeps through the full scale of ADC, the output is repeated four times. Hence the comparators of folding ADC detect four zero crossing while in flash ADC a comparator detect only one zero crossing. The number of comparators needed for 5-bits folding ADC is 10 (3 for coarse quantizer and 7 for fine quantizer) whereas 31 comparators are needed for 5-bit full-flash ADC.

Folding the input to a triangular wave will lead to errors in the digitized output and compensation is needed. As an example a 5-bits folding ADC and errors produced from the triangular wave folding amplifier is shown in Figure 3-4. It is clear from Figure 3-4 that the digital output, 01010, is the same for the two different analog inputs, 0.36IFS and 0.46IFS. Thus, one digital output represents two analog inputs.


Figure 3-4: A 5-bit folding ADC using triangular wave folding amplifier

It is well known that saw-tooth transfer characteristic is the best in folding because it will eliminate or minimize the digitization error. This is clear from Figure 3-5 where two digital outputs represent two analog inputs.


Figure 3-5: A 5-bit folding ADC (saw-tooth wave of folding amplifier)

Recently, some pure linear analog preprocessing voltage-mode folding circuits have been presented to generate saw-tooth signal [48][49]. However, there are no current-mode folding circuits that generate saw-tooth signal in the open literature.

As mentioned before, some implementation of folding amplifier have been developed which approximate the triangle wave in both voltage and current-mode. A few of them
are based on rectifier characteristic of diodes [50], [51] and some others are based on current mirrors [38].

### 3.2.1 Triangular Folding

Current mirror based folding amplifier is used to generate triangular wave-form as shown in Figure 3-6 by connecting basic folding blocks in cascade and each block is a simple current mirror. The current copier can be implemented using PMOS current mirror, which has one input and multiple outputs [38].


Figure 3-6: Current mirror based current mode folding amplifier [38].

### 3.3 Sample and Hold (S/H)

Analog switches are a common building block in analog-to digital A/D converters. The function of the $\mathrm{S} / \mathrm{H}$ circuit is to sample the analog input signal and hold it for a certain amount of time while subsequent circuitry digitizes it. Traditionally, S/H circuits are designed in voltage-mode because most of the physical quantities measured are available in the form of voltage. In S/H circuits, the error in the sample voltage is caused by two charge transport mechanisms. These are called charge injection and clock feed through [52]. In this thesis, the input current is sampled instead of input voltage. S/H circuits are designed in current-mode because the input of the proposed folding ADC in the form of currency. In current-mode, the input current is sampled at discrete times and held constant until the next sampling instant.

The CMOS transmission gate (TG) S/H circuit for the proposed folding A/D converter is shown in Figure 3-2. The benefits of using CMOS TG are that it can pass logic high or logic low without a threshold voltage drop and lower overall conductance [53].

If $\mu_{n}\left(\frac{W}{L}\right)_{n}=\mu_{p}\left(\frac{W}{L}\right)_{p}$ the conductance is given as:

$$
\begin{equation*}
g_{d s, o n}=\mu_{n} C_{o x}\left(\frac{W}{L}\right)_{n}\left(V_{D D}-V_{t h, n}-\left|V_{t h, p}\right|\right) \tag{3-1}
\end{equation*}
$$

The maximum frequency that the circuit can sample is limited. The 3 dB frequency of the circuit is given as:

$$
\begin{equation*}
f_{3 d B}=\frac{1}{2 \pi} \frac{g_{d s, o n}}{C_{H}+C_{P}} \tag{3-2}
\end{equation*}
$$

Where $\mathrm{C}_{\mathrm{H}}$ is the sampling output capacitance and $\mathrm{C}_{\mathrm{P}}$ the parasitic capacitances associated with the output node.


Figure 3-7: CMOS TG S/H circuit

The sampling CLK is given to the control of the TG. When the CLK is high the analog input signal is sampled and the holding capacitor is charged to the input level. When once the CLK goes to low, then the path from the input is open circuited and the sampled current is maintained constant and given to the preceding block for conversion until the CLK goes to high. For a better sampling the sampling rate should be at least 2 times to that of the input signal frequency.

### 3.4 Current Comparator

Comparator is the heart of A/D converters. In particular, the performance of the flash and folding A/D converters strongly depend on the performance of the comparator used. Figure 3-8 shows the symbol of the comparator. Generally speaking, comparator is the basic building block of folding flash ADC as it determines the speed and accuracy of ADC. From the previous research of current comparator summarized in table II, there are many designs and most of them are modified version of Traff's current-comparator.


Figure 3-8: Symbol a current comparator

Some of the references reported a comparison table like [54] and [55]. One of the interesting things in those tables is that, Traff design has higher power consumption than most of the other designs although it has less number of components than the other designs. Also it is mentioned that Traff's design can respond to a minimum input current of 500 nA with a propagation delay of 10 ns whereas other designs respond to smaller input current with lower propagation delay [54],[55]. In this work, a Traff current comparator and the design proposed in [44] are simulated using TANER with the $0.35 \mu \mathrm{~m}$ CMOS technology for $\mu \mathrm{A}$ current input to compare their performance.

The exact circuit of Traff that was simulated is shown in Figure 3-9. Traff current comparator was simulated with a square-wave input current of 10 uA amplitude and 1 V power supply. The aspect ratio of the transistors was chosen to get the minimum CMOS gate capacitance.

$$
\left(\frac{W}{L}\right)_{N M O S}=\left(\frac{W}{L}\right)_{P M O S}=\frac{0.4 \mu m}{0.35 \mu m}
$$



Figure 3-9: Traff current comparator circuit.

The simulation result is shown in Figure 3-10. In other words, no external capacitance in the input stage is added, but the load of the circuit is connected to capacitor of 0.5 pf . Simulation results show that there is a very small propagation delay and the power consumption is calculated by summing the power supplied by the DC voltage source and the AC current source and found to be $11.6 \mu \mathrm{~W}$.


Figure 3-10: Simulation results of traff's circuit

To be fair, the current comparator circuit proposed by Tang [44] as shown in Figure 3-11 was simulated using the same simulation tools, conditions, CMOS models, and the same dimensions as the ones used in Traff. Traff approach was modified by adding two CMOS inverters (A2 and A3) to the feedback with a shunt loop of a resistor and capacitor which compensates frequency response and adding two inverters to the output stage to achieve rail-to-rail output voltage. Figure 3-12 shows the results.


Figure 3-11: Schematic diagram of current comparator proposed by [44].


Figure 3-12: Simulation results of proposed circuit by [44]

Table III summarizes the comparison between the current comparator designed by Traff and the one reported in [44] using the same power supply and the same aspect ratio.

Table III: Comparison between Traff and tang [44] under the same simulation conditions

| Reference | Traff [40] | Tang [44] |
| :---: | :---: | :---: |
| Transistors aspect ratio | $\left(\frac{W}{L}\right)_{\text {NMOS }}=\left(\frac{W}{L}\right)_{\text {PMOS }}=\frac{0.4 \mu m}{0.35 \mu m}$ |  |
| Technology $(\mu \mathrm{m})$ | 0.35 | 0.35 |
| Power supply (V) | 1 | 1 |
| Input current amplitude $(\mu \mathrm{A})$ | 10 | 10 |
| Propagation delay $(\mu \mathrm{s})$ | 0.0365 | 0.0375 |
| Power consumption $(\mu \mathrm{W})$ | 11.6 | 158.3 |

In brief, the current comparator proposed in [44]consumes higher power and a little higher propagation delay compared to the Traff, because of its complexity. Thus, the current comparator designed by Traff will be suitable for our design and it will increase the accuracy of the folding ADC with low power dissipation.

### 3.5 Digital Encoder

Encoder is an important digital circuit in high-speed ADC. As it is well known, thermometer code (TC) is generated by analog comparator array outputs, and then converted to binary code $(\mathrm{BC})$ in flash $\mathrm{A} / \mathrm{D}$ converter designs as shown in the Figure 3-13. Due to the current-mode folding flash ADC, the output code comparator is thermometer code which is a combination of a series of zeros and a series of ones, example: $000,001,011,111$. Because binary code is usually needed in digital signal processing, $\left(2^{N}-1\right)$-to-( N ) encoder is used to generate a binary code from thermometer code (TC), where N is the number of bits of ADCs. Digital encoder can be designed using common logic gate, ROM or PLA. The complexity of the encoder increases as the number of bits increases, which results in high power dissipation and large chip area.


Figure 3-13: Block diagram of Flash ADC

NAND, NOT logic gates will be used to design encoder which are similar to PLA design. In this design only selected input combinations are used to derive an output bit, whereas
in PLA design all the inputs are combined to generate an output bit. Thermometer code is converted to binary code without any intermediate conversion which is the main feature of this encoder.

In this thesis it is required to design 5-bits current-mode folding ADC. The two MSB are produced from the coarse flash ADC and three LSB from the fine flash ADC. This implies two encoders are required one is 3-to-2 encoder and the second one is 7-to-3 encoder.

### 3.5.1 3-to-2 encoder

The main block for our encoder in the coarse flash ADC to generate 2-bit MSB is shown in Figure 3-14.


Figure 3-14: Block diagram of 3-to-2 encoder

Table IV shows the thermometer code and binary code. This table can be used to design a suitable combinational circuit to derive the logical binary expressions for a 3-to-2 bit encoder to get the component equations in equation (3-3).

Table IV: Thermometer to Binary (3x2) encoder truth table

| Thermometer code |  | Binary Code |  |
| :---: | :---: | :---: | :---: |
| D3 | D2 | D1 | O1O2 |
| 0 | 0 | 0 | 00 |
| 0 | 0 | 1 | 01 |
| 0 | 1 | 1 | 10 |
| 1 | 1 | 1 | 11 |

$$
\left.\begin{array}{c}
\mathrm{o}_{1}=\mathrm{D}_{2}  \tag{3-3}\\
\mathrm{o}_{2}=\mathrm{D}_{3}+\mathrm{D}_{1} \mathrm{D}_{2}^{\prime}
\end{array}\right\}
$$

Using equations (3-3), the design of $3 \times 2$ encoder converts 3-bit thermometer code to 2-bit binary code is shown in Figure 3-15.


Figure 3-15: Logic circuit of $3 \times 2$ encoder

### 3.5.2 7-to-3 encoder

The block diagram for our encoder in fine flash ADC to generate 3-bit LSB is shown in Figure 3-16. The function of this encoder is to convert the output of the comparators which are 7 thermometer codes to 3 binary codes.


Figure 3-16: Block diagram of 7-to-3 encoder

Table V: Thermometer to Binary (7x3) encoder truth table

| Thermometer code |  |  |  |  |  |  | Binary Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | O 1 O 2 O 3 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 000 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 001 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 010 |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 011 |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 100 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 101 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 110 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 111 |

From the truth Table V, The functions O3, O2 and O1 are given in equation (3-4) are used to design 7-to-3 bit encoder.

$$
\begin{gather*}
O_{1}=D_{4} \\
O_{2}=D_{6}+D_{4}{ }^{\prime} D_{3}+D_{3}{ }^{\prime} D_{2}  \tag{3-4}\\
O_{3}=D_{7} D_{6}+D_{6}{ }^{\prime} D_{5}+D_{4}{ }^{\prime} D_{3}+D_{2}{ }^{\prime} D_{1}
\end{gather*}
$$

The complete circuit diagram for the 7-3 encoder is shown in Figure 3-17.


Figure 3-17: Logic circuit of 7x3 encoder

In brief, this type of digital encoder is called a priority encoder. The function of the priority encoder is such that if multiple inputs are active at the same time, the input
having the highest priority will take precedence. The digital encoder using CMOS logic is described in [56]. The design will optimize both silicon area and power consumption.

## CHAPTER 4

## DESIGN AND SIMULATION RESULTS

### 4.1 Introduction

In this chapter, a 5 bit folding ADC is designed and simulated using Tanner simulation tools in $0.35 \mu \mathrm{~m}$ CMOS technology. It consists two of independent modules, namely fine flash ADC and coarse flash ADC to produce three bits and two bits respectively. The fine flash ADC contains a current-mode folding amplifier and current comparator, whereas the coarse ADC is flash ADC.

It must be mentioned that the techniques that would be adopted to achieve high accuracy must preserve the linearity of the folding ADC approach and maintaining low power. A design criteria to be satisfied by each building block to achieve high performance.

A detailed description of individual modules along with the simulation results are provided in the following section.

### 4.2 Proposed Current-Mode Folding ADC

The block diagram of the designed 5 bit current-mode folding ADC is shown in Figure 4-1. It consists of fine flash ADC and coarse flash ADC. A folding flash ADC consists of analog
preprocessing circuit in the form of folding amplifier, comparators and digital encoder. A folding circuit with folding factor of four is used as the building block of the fine ADC. Coarse flash ADC is typical flash ADC.


Figure 4-1: Circuit diagram of 5-bit folding ADC

### 4.2.1 Proposed Current-Mode Folding ADC

Current-mode folding amplifier has been developed to generate saw-tooth-shaped inputoutput characteristic. Figure 4-2 shows the concept used to develop the proposed folding amplifier. It consists of two blocks each block produces the shape of the signal and the two signals are summed together to produce the required saw-tooth signal.


Figure 4-2: The concept used in developing the proposed folding amplifier

A possible realization for block 1 of Figure 4-2 is shown in Figure 4-3a. It consists of two current mirrors connected in cascade. The circuit is designed so that for small input current, the output is zero, while for large currents the output current is constant and equal to the bias current $\propto I_{2}$ where $I_{2}$ is the bias current and $\propto$ is the aspect ratio of transistors M1 and M2. The output current is a function of the input current for the block1 as shown in Figure 4-3b.


Figure 4-3: Circuit diagram of block 1 and its transfer curve

With reference to Figure 4-3a,

$$
\begin{equation*}
\mathrm{I}_{\mathrm{D} 1}+\mathrm{I}_{\mathrm{in}}=\mathrm{I}_{1} \text { or } \quad \mathrm{I}_{\mathrm{D} 1}=\mathrm{I}_{1}-\mathrm{I}_{\mathrm{in}} \tag{4-1}
\end{equation*}
$$

$$
\begin{equation*}
\mathrm{I}_{\mathrm{D} 2}+\mathrm{I}_{\mathrm{D} 3}=\mathrm{I}_{2} \text { or } \mathrm{I}_{\mathrm{D} 3}=\mathrm{I}_{2}-\mathrm{I}_{\mathrm{D} 2} \tag{4-2}
\end{equation*}
$$

And

$$
\begin{equation*}
\mathrm{I}_{\mathrm{D} 2}=\mathrm{I}_{\mathrm{D} 1} \frac{\alpha_{2}}{\alpha_{1}} \tag{4-3}
\end{equation*}
$$

Substitute equation (4-1) in equation (4-3) to get:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{D} 2}=\left(\mathrm{I}_{1}-\mathrm{I}_{\mathrm{in}}\right) \frac{\alpha_{2}}{\alpha_{1}} \tag{4-4}
\end{equation*}
$$

Substitute equation (4-4) in equation (4-2) to get:

$$
\begin{gather*}
\mathrm{I}_{\mathrm{D} 3}=\mathrm{I}_{2}-\mathrm{I}_{1} \frac{\alpha_{2}}{\alpha_{1}}+\mathrm{I}_{\mathrm{in}} \frac{\alpha_{2}}{\alpha_{1}}  \tag{4-5}\\
\mathrm{I}_{01}=\mathrm{I}_{\mathrm{D} 4}=\mathrm{I}_{\mathrm{D} 3} \frac{\alpha_{4}}{\alpha_{3}} \tag{4-6}
\end{gather*}
$$

Combining equations (4-5) and (4-6), the output current is given by:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{o} 1}=\mathrm{I}_{2} \frac{\alpha_{4}}{\alpha_{3}}-\mathrm{I}_{1} \frac{\alpha_{2} \alpha_{4}}{\alpha_{1} \alpha_{3}}+\mathrm{I}_{\mathrm{in}} \frac{\alpha_{2} \alpha_{4}}{\alpha_{1} \alpha_{3}} \tag{4-7}
\end{equation*}
$$

Where, $\propto_{i}=W_{i} / L_{i}$ is the aspect ratio of transistor $M_{i}$.

If $\propto_{1}=\propto_{2}$, and $\propto_{3}=\propto_{4}$ then:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{o} 1}=\mathrm{I}_{2}-\mathrm{I}_{1}+\mathrm{I}_{\mathrm{in}} \tag{4-8}
\end{equation*}
$$

$\mathrm{IfI}_{\mathrm{in}} \geq \mathrm{I}_{1}$, then M1 and M2 will be OFF as indicated in equation (4-1), and hence:

$$
\mathrm{I}_{\mathrm{o} 1}=\mathrm{I}_{2}
$$

If $\mathrm{I}_{\text {in }} \leq \mathrm{I}_{1}-\mathrm{I}_{2}$ :
case $1 . \mathrm{I}_{\mathrm{in}}=\mathrm{I}_{1}-\mathrm{I}_{2}$, then equation (4-8) can be written as:

$$
\begin{gathered}
\mathrm{I}_{\mathrm{o} 1}=\mathrm{I}_{2}-\mathrm{I}_{1}+\mathrm{I}_{1}-\mathrm{I}_{2} \\
\mathrm{I}_{\mathrm{o} 1}=0
\end{gathered}
$$

case $2 . \mathrm{I}_{\text {in }}<\mathrm{I}_{1}-\mathrm{I}_{2}$, with $\mathrm{I}_{1}>\mathrm{I}_{2}$,

$$
\begin{aligned}
& \text { If } \mathrm{I}_{1}=\mathrm{I}_{2} \text {, thenI } \mathrm{I}_{\text {in }}=0 \text {, and } \\
& \qquad \begin{array}{r}
\mathrm{I}_{\mathrm{o} 1}=0 \\
\text { If } \mathrm{I}_{1}>\mathrm{I}_{2} \text {, then: } \\
\qquad \begin{aligned}
\mathrm{I}_{\text {in }}<\mathrm{I}_{1}-\mathrm{I}_{2}=\beta\left(\mathrm{I}_{1}-\mathrm{I}_{2}\right) \text {, with } \beta<1 \text {, then } \\
\mathrm{I}_{\mathrm{o} 1}=\mathrm{I}_{2}-\mathrm{I}_{1}+\beta\left(\mathrm{I}_{1}-\mathrm{I}_{2}\right) \\
\mathrm{I}_{\mathrm{o} 1}=\mathrm{I}_{2}(1-\beta)+\mathrm{I}_{1}(\beta-1)
\end{aligned}
\end{array} \text { }
\end{aligned}
$$

With with $I_{2}<I_{1}$, then $I_{01}$ will be negative and this is impossible. Thus $I_{01}$ is forced to be equal to 0 .

$$
\mathrm{I}_{\mathrm{o} 1}=0
$$

In summary:

$$
I_{o 1}= \begin{cases}I_{2} & \text { if } I_{\text {in }} \geq I_{1}  \tag{4-9}\\ 0 & \text { if } \mathrm{I}_{\text {in }} \leq \mathrm{I}_{1}-I_{2}\end{cases}
$$

A possible realization for block 2 of Figure 4-2, with an inverted output, is shown in Figure 4-4a. The input-output characteristic of the circuit in Figure 4-4a is shown in Figure 4-4b.

(a) Circuit diagram

(a) Transfer curve

Figure 4-4: Circuit diagram of block 2 and its transfer curve

$$
\begin{equation*}
I_{o 2}=I_{2} \frac{\alpha_{4}}{\alpha_{3}}-I_{1} \frac{\alpha_{2} \alpha_{4}}{\alpha_{1} \alpha_{3}}+I_{\text {in }} \frac{\alpha_{2} \alpha_{4}}{\alpha_{1} \alpha_{3}} \tag{4-10}
\end{equation*}
$$

If $\alpha_{3}=\alpha_{4}$ then:

$$
\begin{gather*}
\mathrm{I}_{\mathrm{o} 2}=\mathrm{I}_{2}-\mathrm{I}_{1} \frac{\alpha_{2}}{\alpha_{1}}+\mathrm{I}_{\mathrm{in}} \frac{\alpha_{2}}{\alpha_{1}}  \tag{4-11}\\
\mathrm{I}_{\mathrm{o} 2}=\mathrm{I}_{2}-\mathrm{k}\left(\mathrm{I}_{1}-\mathrm{I}_{\mathrm{in}}\right) \tag{4-12}
\end{gather*}
$$

Where $\mathrm{k}=\alpha_{2} / \alpha_{1}$

With reference to Figure 4-4a If $I_{\text {in }} \geq I_{1}$, then M1 and M2 will be OFF and the current $\mathrm{I}_{2}$ will be forced through M3 giving:

$$
\mathrm{I}_{\mathrm{o} 2}=\mathrm{I}_{2}
$$

Now, if $I_{\text {in }}=I_{1}-\frac{I_{2}}{k}$ equation (4-12) can be written as:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{o} 2}=\mathrm{I}_{2}-\mathrm{I}_{1} \mathrm{k}+\mathrm{k}\left(\mathrm{I}_{1}-\frac{\mathrm{I}_{2}}{\mathrm{k}}\right)=0 \tag{4-13}
\end{equation*}
$$

If $\mathrm{I}_{\text {in }}<\mathrm{I}_{1}-\frac{\mathrm{I}_{2}}{\mathrm{k}}=\beta\left(\mathrm{I}_{1}-\frac{\mathrm{I}_{2}}{\mathrm{k}}\right)$, with $\beta<1$, then

$$
\begin{gather*}
\mathrm{I}_{\mathrm{o} 2}=\mathrm{I}_{2}-\mathrm{k}\left(\mathrm{I}_{1}-\beta\left(\mathrm{I}_{1}-\frac{\mathrm{I}_{2}}{\mathrm{k}}\right)\right)  \tag{4-14}\\
\mathrm{I}_{\mathrm{o} 2}=(1-\beta)\left(\mathrm{I}_{2}-\mathrm{kI}_{1}\right) \tag{4-15}
\end{gather*}
$$

With $\mathrm{I}_{2}<\mathrm{I}_{1}$ and $\mathrm{k}>1$, then $\mathrm{I}_{02}$ will be negative and this is impossible. Thus $\mathrm{I}_{\mathrm{o} 2}$ is forced to be equal to 0 .

This can be summarized as follows:

$$
\mathrm{I}_{\mathrm{o} 2}=\left\{\begin{align*}
\mathrm{I}_{2} & \text { if } \mathrm{I}_{\text {in }} \geq \mathrm{I}_{1}  \tag{4-16}\\
0 & \text { if } \mathrm{I}_{\text {in }} \leq \mathrm{I}_{1}-\frac{\mathrm{I}_{2}}{k}
\end{align*}\right.
$$

The output current of Figure 4-2 will be the sum of the two currents, that is

$$
\begin{equation*}
I_{\text {out }}=I_{o 1}-I_{o 2} \tag{4-17}
\end{equation*}
$$

Inspection of equations (4-9), (4-16) and (4-17) shows that the input-output characteristic of Figure 4-2 can be obtained by proper selection of the biasing currents $\mathrm{I}_{1}$ and $\mathrm{I}_{2}$.

In the previous analysis it was assumed that $\propto_{1}=\alpha_{2}$, and $\alpha_{3}=\alpha_{4}$. This resulted in a slope $=1$ for the characteristic of Figure 4-2. However, in general, using equations (4-7) and (4-10), the slope of the transfer characteristic for blocks 1 and 2 of Figure 4-2is given by:

$$
S=\frac{\alpha_{2} \propto_{4}}{\alpha_{1} \alpha_{3}}
$$

It is worth mentioning here that the slope $S$ can be controlled by the aspect ratios of transistors M1-M4.

The complete circuit diagram of the proposed current mode folding amplifier with a folding factor of 4 is shown in Figure 4-5 with all MOSFETS substrates connected to the respected sources.


Figure 4-5: Current-mode folding amplifier with a folding factor of 4

The proposed circuit of Figure $4-5$ was simulated using Tanner simulation tools in $0.35 \mu \mathrm{~m}$ CMOS process technology with DC supply voltage $\mathrm{VDD}=-\mathrm{VSS}=1 \mathrm{~V}$ and bias currents as follows $I_{1}=I_{11}=I_{2}=I_{22}=I_{4}=I_{44}=I_{6}=I_{66}=I_{8}=I_{88}=$ $8 \mu \mathrm{~A}, \mathrm{I}_{7}=\mathrm{I}_{77}=4 \mathrm{I}_{1}, \mathrm{I}_{5}=\mathrm{I}_{55}=3 \mathrm{I}_{1}$, and $\mathrm{I}_{3}=\mathrm{I}_{33}=2 \mathrm{I}_{1}$.

The output current was measured by forcing it through a grounded resistive load of $1 \mathrm{k} \Omega$. All transistors aspect ratios are given in Table VI.

Table VI: Transistor aspect ratios of the proposed current-mode folding amplifier

| Transistor | $\begin{aligned} & \text { W/L } \\ & (\mu \mathrm{m}) \end{aligned}$ | Transistor | $\begin{aligned} & \mathrm{W} / \mathrm{L} \\ & (\mu \mathrm{~m}) \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| M1,M2,M3,M4 | 10 / 2 | M17,M21,M25,M29 | 0.5 / 2 |
| M5,M6,M7,M8 |  | M18,M22,M26,M30 | $50 / 2$ |
| M9,M10,M11,M12 |  | $\begin{aligned} & \text { M19,M20,M23,M24 } \\ & \text { M27,M28,M31,M32 } \end{aligned}$ | 4/2 |
|  |  | $\mathrm{Mn} 1, \mathrm{Mn} 2, \mathrm{Mn} 3, \mathrm{Mn} 4$ <br> Mn5,Mn6,Mn7,Mn8 | $2.4 / 2$ |
| $\begin{gathered} \text { Mi1-Mi9 } \\ \text { Mp1-Mp16 } \end{gathered}$ | 20/4 |  |  |

## DC simulation results

The DC simulation result of the proposed current-mode folding amplifier is shown in Figure 4-6. The input current was varied from 0 to $32 \mu \mathrm{~A}$. The input analog signal is "folded" into 4 folds (4- times folding) as shown in Figure 4-6.

It is evident from Figure 4-6 that the simulated result is close to the ideal saw-tooth shape which confirms the functionality of the developed design. The output of the folding circuit (folding signal) is folded 4 times for 8 levels corresponding to full scale current/4. In this thesis the three least significant bits (LSB's) generated from fine ADC and the two most significant bits (MSB's) generated from coarse ADC.


Figure 4-6 : Input and output characteristics of current-mode amplifier

## Transient simulation results

The circuit was simulated for transient analysis. The input is a sine wave signal as shown in Figure $4-7 \mathrm{a}$. It is evident from Figure $4-7 \mathrm{~b}$ that simulation result confirms the functionality of the circuit.


Figure 4-7: Transient response of current-mode folding amplifier

## Mismatch Analysis

Since the design is based on current mirrors, the accuracy of the folding amplifier will be affected by the mirror performance. Consequently, it is important to study the effect of mismatch in device dimension that may result during fabrication process [4]. With
reference to the core circuits in Figure 4-3a and Figure 4-4a assuming a mismatch in the threshold voltages between M1 and M2 such that:

If $\alpha_{P}$ is the average of $\alpha_{P 1}$ and $\alpha_{P 2}$, and $\Delta \alpha_{P}$ is the mismatch.

Where, $\alpha_{P 1}$ and $\alpha_{P 2}$ are the aspect ratio of transistors M1and M2forming the mirror respectively and assuming all other parameters are matched, the mirrored current in M2 is given by:

$$
\begin{equation*}
I_{M 2}=I_{M 1}\left(1+\frac{\Delta \alpha_{P}}{\alpha_{P}}\right) \tag{4-18}
\end{equation*}
$$

Similarly, If $\alpha_{n}$ is the average of $\alpha_{P 3}$ and $\alpha_{P 4}$, and $\Delta \alpha_{n}$ is the mismatch.

Where $\alpha_{P 3}$ and $\alpha_{P 4}$ are the aspect ratio of transistors M3and M4, the mirrored current in M4 is given by:

$$
\begin{equation*}
I_{M 4}=I_{M 3}\left(1+\frac{\Delta \alpha_{n}}{\alpha_{n}}\right) \tag{4-19}
\end{equation*}
$$

It is obvious from equation (4-18) that reducing the effect of mismatch can be achieved by increasing the transistor aspect ratio $\alpha_{P}$. Using equations (4-18) and (4-19), equation (4-7) can be written as:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{o} 1}=\mathrm{I}_{2}\left(1+\frac{\Delta \alpha_{\mathrm{n}}}{\alpha_{\mathrm{n}}}\right)-\mathrm{I}_{1}\left(1+\frac{\Delta \alpha_{\mathrm{p}}}{\alpha_{p}}\right)\left(1+\frac{\Delta \alpha_{\mathrm{n}}}{\alpha_{n}}\right)+\mathrm{I}_{\mathrm{in}}\left(1+\frac{\Delta \alpha_{\mathrm{p}}}{\alpha_{p}}\right)\left(1+\frac{\Delta \alpha_{\mathrm{n}}}{\alpha_{n}}\right) \tag{4-20}
\end{equation*}
$$

Similarly the current $\mathrm{I}_{02}$ can be written as

$$
\begin{equation*}
\mathrm{I}_{\mathrm{o} 2}=\mathrm{I}_{2}\left(1+\frac{\Delta \alpha_{\mathrm{n}}}{\alpha_{\mathrm{n}}}\right)-\mathrm{I}_{1}\left(1+\frac{\Delta \alpha_{\mathrm{p}}}{\alpha_{p}}\right)\left(1+\frac{\Delta \alpha_{\mathrm{n}}}{\alpha_{n}}\right)+\mathrm{I}_{\mathrm{in}}\left(1+\frac{\Delta \alpha_{\mathrm{p}}}{\alpha_{p}}\right)\left(1+\frac{\Delta \alpha_{\mathrm{n}}}{\alpha_{n}}\right) \tag{4-21}
\end{equation*}
$$

Equations (4-20) and (4-21) can be written as:

$$
\begin{align*}
& \mathrm{I}_{\mathrm{o} 1}=\mathrm{I}_{2} K_{1}-\mathrm{I}_{1} K_{1} * K_{2}+\mathrm{I}_{\mathrm{in}} K_{1} * K_{2}  \tag{4-22}\\
& \mathrm{I}_{\mathrm{o} 2}=\mathrm{I}_{2} K_{1}-\mathrm{I}_{1} K_{1} * K_{2}+\mathrm{I}_{\mathrm{in}} K_{1} * K_{2} \tag{4-23}
\end{align*}
$$

It is clear from equations (4-22) and (4-23) the currents $I_{1}$ and $I_{\text {in }}$ will have the same coefficient and these mean equations (4-9) and (4-16) are valid even if there is a mismatch in aspects ratio.

Mont Carlo analysis was carried out with the variance was set to 0.03 . Simulation result is shown in Figure 4-8 for 30 times iterations. It is clearly shown that the maximum variation is $0.7 \mu \mathrm{~A}$ which is acceptable in terms of a 5 -bit ADC where the LSB is around $1 \mu \mathrm{~A}$.


Figure 4-8: Effect of process variations (W/L) on the DC characteristic

Also Mont Carlo analysis was carried out to test the mismatch in the practical biasing current sources with the variance was set to 0.02 . Simulation result is shown in Figure $4-9$ for 30 times iterations. It is clearly shown that the maximum variation is $0.9 \mu \mathrm{~A}$ which is acceptable in terms of a 5 -bit ADC where the LSB is around $1 \mu \mathrm{~A}$.


Figure 4-9: Effect of process variations of biasing currents on the DC characteristic

Simulation for temperature analysis was carried out. The temperature was swept from $25 \mathrm{C}^{\circ}$ to $75 \mathrm{C}^{\circ}$ in steps of $50 \mathrm{C}^{\circ}$. The simulation result shown in Figure $4-10$ confirms that the circuit is insensitive to temperature variation.


Figure 4-10: Effect of temperature variations on DC characteristic

Simulation for power supply variation was also carried out. The supply voltage was varied between 0.9 V and 1.1 V in steps of 0.1 V .Simulation result shown in

Figure 4-11 indicates that the folded signal shape is still saw-tooth type.


Figure 4-11: Effect of power supply variations on DC characteristic

## Findings and Recommendation:

The folding amplifier works fine and produce a close to saw tooth output but the following was observed:

1- The proposed folding amplifier designed based on simple current mirrors using $0.35 \mu \mathrm{mCMOS}$ technology. The problem here is that transient response shows that the maximum input signal is 10 KHz . I believe that switching the mirror transistors between ON and OFF is the cause for this low frequency.

2- If cascode current mirrors are used, the folding amplifier can approximate saw tooth shaped folding transfer characteristics very well. But it doesn't improve the speed.

3- Using $0.18 \mu \mathrm{~m}$ CMOS technology in simple and cascade current mirror folding amplifier also didn't solve the problem.

Recommendation:

The idea of folding sounds good but need to look at a way to overcome the signal frequency limitation.

### 4.2.2 Noise Analysis

It is well known that noise is an important factor to be considered when designing any electronic circuit or system.

There are different types of noise:
1- Thermal noise.
2- Flicker noise.

3- Shot noise.

In this work we focus on internal noise. Noise analysis was carried out by simulation. The frequency is swept to 10 GHz . Simulation result shown in Figure $4-12$ indicates that the noise level is acceptable for a frequency up to 0.5 GHz in which the noise is 1 nA since the circuit current range is few $\mu \mathrm{A}$.


Figure 4-12: Noise current for proposed folding amplifier

### 4.2.3 Current Buffer

Typically a current buffer is used to transfer a current from a first stage, having a low input impedance level, to a second stage with a high output impedance level to overcome loading effect. Second generation current conveyer (CCII) is used as a current buffer by connecting Y to the ground, X to the input and take the output from Z as shown in Figure 4-13.


Figure 4-13: The CCII+ used as a current buffer

The circuit diagram for current conveyer presented in [57] is shown in Figure 4-14. This CCII+ simulated using $0.35 \mu \mathrm{~m}$ technology with 1 V power supply and transistor dimensions shown in Table VII to meet input-output characteristics of the current buffer in Figure 4-14. Simulation results are shown in Figure 4-15


Figure 4-14: Architecture of the CCII+

Table VII: Transistors dimensions for CCII +

| Transistor | $\mathrm{W}(\mu \mathrm{m})$ | $\mathrm{L}(\mu \mathrm{m})$ |
| :---: | :---: | :---: |
| M1,M2 |  |  |
| M3, M4 | 0.7 | 0.35 |
| M5, M6 |  |  |
| M7 ,M8 |  |  |
| M9, M10 | 4 | 2 |
| M11, M12 |  |  |



Figure 4-15: DC analysis of CCII+ used as current buffer

Figure 4-15indicates that the CCII+ is working as a current buffer with small mismatch, which will not affect the saw-tooth shape output.

### 4.3 DC analysis of 5 bit proposed current-mode folding ADC

The complete circuit of the $0.35 \mu \mathrm{~m}$ CMOS current-mode folding ADC is designed and simulated using Tanner tools. Figure 4-16 shows the simulation results of 5 bit currentmode folding ADC for a ramp signal of 0 to $32 \mu \mathrm{~A}$. As seen from the simulation result, the LSB bits are well synchronized with MSB bits.


Figure 4-16: The proposed current-mode folding ADC's output to the ramp input: (a) Analog input, (b) Digital output

For better performance measurement of ADC, simulation results of output signal for an analog ramp input signal using W-edit waveform viewer of Tanner tools are exported to matlab to indicate the transfer characteristic of the folding ADC. As shown in Figure $4-17$ by combining the weighted sums of the digital output as shown in the equation (4-24)

$$
\begin{equation*}
\mathrm{Y}=\mathrm{bit}_{0}+2 * \text { bit }_{1}+4 * \mathrm{bit}_{2}+8 * \text { bit }_{3}+16 * \text { bit }_{4} \tag{4-24}
\end{equation*}
$$

For 5 bits provide a total of $2^{5}=32$ possible codes and each transition occurs at intervals of $\mathrm{I}_{\text {ref }} / 2^{5}=32 \mu / 32=1 \mu=1 \mathrm{LSB}$ as an ideal step size.


Figure 4-17: Output signal for an analog ramp input signal of the proposed folding ADC.

### 4.4 Characterization of ADC

The performance of ADC can be measured into two ways, namely static and dynamic characteristics.

### 4.4.1 Static characteristics - INL/DNL measurement

Differential nonlinearity (DNL) and integral nonlinearity (INL) are defined the static performance of an ADC. These are measured in terms of percent or LSBs of full-scale range. DNL error is the difference between an actual step width and the ideal value of 1LSB.

DNL=Actual step (code) width - Ideal step (code) width

For an ideal $\mathrm{ADC}, \mathrm{DNL}=0 \mathrm{LSB}$, each step equals 1 LSB , which $\mathrm{I}_{\mathrm{FS}} / 2^{5}=32 \mu / 32=$ $1 \mathrm{LSB}=1 \mu$, where $I_{F S}$ is the full scale range and $N$ is the number of bits of the ADC. INL error is described as the difference between the actual data converter code transition points and a straight line. A straight line is drawn between the end points of first and last code transitions.

DNL and INL can be calculated by comparing the actual data converter code output that shown in Figure 4-17 to the ideal code output. DNL and INL measurement results are preformed using matlab. The set of output current levels are exported from W-edit wave reviewer as .txt file subsequently read into matlab as a matrix and compared with another
matrix with the ideal current values for a 5 bit folding ADC. Figure 4-18presents DNL and INL measurement result for ramp input signal.



Figure 4-18: Measured DNL and INL

As observed from Figure 4-18 of DNL and INL plots for the proposed folding ADC, the DNL varies from 0 LSB to -0.2 LSB and INL is from 0 LSB to -0.1 LSB . This result guarantees the DNL and INL values are reasonable, there is no missing code and this current-mode folding ADC is monotonic.

### 4.4.2 Dynamic characteristics

Dynamic performance of the ADC is very important in many applications. To test the dynamic performance of the proposed ADC, sinusoidal input signals are used, which are quantized by the ADC and the digital signal codes are analyzed using transient analysis. Fast Fourier transform (FFT) analysis provides information on dynamic characteristics of the proposed folding ADC. Then SNR, SNDR, SFDR and ENOB are provided from spectrum analysis of FFT spectrum.

Figure 4-19 shows the power spectrum of a 10 kHz input sinusoid, which is a very small input frequency, sampled with 190 KHz clock rate. The FFT length is 512. Mathematically the vales of SNDR and ENOB are 31.86 dB and 5 bits respectively are given by equations (1-2) and (1-3). From simulation results there are strange peaks at 26, 36 and 38 KHz , degrading the SNDR from the ideal case to a 29.5 dB , given 4.6 ENOB. The strange peaks can be due to one of the following:

1- Circuit hardware due to MOS switching between ON and OFF state.
2- Though the mirroring error in single current mirror is small but the error accumulates when it propagates from the first block to the last block.

3- FFT sweeping steps are not properly selected.


Figure 4-19: FFT calculated power spectrum from the sampled ADC output data fin=10 $\mathbf{k H z}$ and $\mathrm{fs}=190 \mathrm{KSPS}$.

The output spectrum of two-tone input which are 7 KHz and 9 KHz , which is very small frequencies, is shown in Figure 4-20, the zoomed in plot at the bottom shows IMD3 $=15 \mathrm{~dB}$ which is not good. It shows that some strange peaks at different frequencies are present in the output, degrading the IMD3. Again, the reason for this could be switching ON and OFF of MOS transistors in folding amplifier or is possibly due to the improper selection of the FFT sweeping steps.


Figure 4-20: The output spectrum of two input-tone input which are 7 KHz and 9 KHz at $190 \mathrm{KS} / \mathrm{s}$ sampling speed

### 4.5 Summary of Current-Mode Folding ADC

A 5 bit current-mode folding ADC requires 10 comparators to generate thermometer code. While for flash ADC 31 comparators is needed. This obviously implies that the number of components can be reduced using current-mode folding ADC and hence consume less power and can be built on small die area. The accuracy of this proposed folding ADC based on results simulation of INL and DNL is very good. Table VIII summarizes the performance of this folding ADC.

More to the point the reduction in the die area and power consumption, there are many important benefits of suing the proposed current-mode folding ADC:
I. One step operation guarantees high speed conversion.

Two-step or multi-step ADC is undesirable due to several clock cycles is required to convert the data, whereas one clock is required for folding ADC like full-flash ADC.
II. No interpolation needed

Using the proposed current-mode folding amplifier that generates saw-tooth wave form will make the interpolation not needed.

Area estimation is done based on the design rules of the $0.35 \mu \mathrm{~m}$ technology in S-Edit tanner tool.

The estimated area of the proposed folding ADC is $0.04 \mathrm{~mm}^{2}$

Table VIII summarizes the ADC performance, it is clear that the Proposed ADC has relatively good DNL and INL results which are less than $\pm 0.5 \mathrm{LSB}$ so this converter is monotonic, low power consumption and quite small chip area. SFDR, SNDR and ENOB result is slightly reasonable. The major disadvantage of the proposed ADC is the very low frequency of operation which is limited to 10 KHz . So it is suitable for low frequency signal application, for example sensor networks.

Table VIII Performance summary of Folding and Interpolating ADC

| Architecture | Current-Mode Folding ADC |
| :---: | :---: |
| Technology | CMOS $0.35 \mu \mathrm{~m}$ |
| Supply voltage | $\pm 1 \mathrm{~V}$ |
| Number of bits | 5 |
| Sampling frequency | $190 \mathrm{KS} / \mathrm{s}$ |
| Input dynamic range | $0 \leq$ lin $\leq 32 \mu \mathrm{~A}$ |
| Step size | $1 \mu \mathrm{~A}$ |
| Input signal frequency | 31 dB |
| SFDR | 29.5 dB |
| SNDR | 4.6 bit |
| ENOB | 0 LSB to -0.2 LSB |
| DNL | 0 LSB to -0.1 LSB |
| INL | 1.26 mW |
| Power dissipation |  |

Table IX summarizes the comparison between the proposed ADC and previously published work. The proposed work has significantly low power consumption and better INL and DNL than previously published work. However, it must be mentioned here the INL and DNL were calculated manually. The chip area can be much smaller if 90 nm technology is used. However the proposed design suffers from low speed because of very low frequency of operation which is the main disadvantage of this ADC. It is clear that using the proposed folding amplifier is not suitable for high speed ADC applications.

Table IX: State of the art medium resolution CMOS folding ADCs

| Reference | $[23]$ | $[16]$ | $[36]$ | $[58]$ | This work |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Publication | 2003 | 2006 | 2008 | 2009 | 2013 |
| Technology | $0.35 \mu \mathrm{~m}$ <br> CMOS | $0.18 \mu \mathrm{~m}$ <br> CMOS | $0.18 \mu \mathrm{~m}$ <br> CMOS | 90 nm <br> CMOS | $0.35 \mu \mathrm{~m}$ <br> CMOS |
| Supply Voltage | 3.3 V | 3.3 V | 1.8 V | 1 V | $\pm 1 \mathrm{~V}$ |
| Bits | 7 | 8 | 6 | 5 | 5 |
| Type | VM | VM | VM | VM | CM |
| Sample and Hold | Yes | Yes | Yes | Yes | Yes |
| Speed | 300 Msps | 200 Msps | 1000 Msps | 1.75 Gsps | 190 Ksps |
| INL | $<1 \mathrm{LSB}$ | 0.77 LSB | $\pm 0.7 \mathrm{LSB}$ | 0.3 LSB | -0.1 LSB |
| DNL | $<0.6 \mathrm{LSB}$ | 0.6 LSB | $\pm 0.5 \mathrm{LSB}$ | 0.3 LSB | -0.2 LSB |
| Power <br> consumption | 200 mW | 181 mW | 60 mW | 2.2 mW | 1.26 mW |
| Area $\left(m^{2}\right)$ | 1.2 | 0.25 | 0.27 | 0.02 | 0.04 |

## CHAPTER 5

## CONCLUSION AND FUTURE WORK

### 5.1 CONCLUSION

In this thesis a current mode folding amplifier which produces close to ideal saw tooth signal is presented. As an application of the folding amplifier a 5 bit CMOS currentmode folding $\mathrm{A} / \mathrm{D}$ converter is designed and simulated using Tanner Tools $0.35 \mu \mathrm{~m}$ technology.

The proposed design of CMOS current-mode folding A/D converter has less complexity by reducing the number of comparators, less silicon area and less power consumption and increased the accuracy. In other words, the proposed current-mode folding $\mathrm{A} / \mathrm{D}$ converter eliminates the major disadvantages of the flash and the interpolating converter structures.

However, the design suffers from low speed because the folding amplifier input signal is limited to 10 KHz which is very low and it is probably due to switching between ON and OFF of MOS transistors used, so this will limit the speed of ADC. It is clear that there is a problem in speed and more work has to be done to improve the speed of the proposed design by improving the folding amplifier.

It is worth mentioning here that FFT shows strange peaks which degrade the performance of the proposed ADC for parameters like SFDR, SNDR and ENOB. More degradation is observed in IMD3 when two input-tones are applied. This problem could
be from the core circuit due to switching between ON and OFF MOS transistors used or from FFT improper selection of sweeping steps.

### 5.2 FUTURE WORK

For future studies and extensions of the work presented in this thesis.

- The researcher must investigate the limitation on input signal frequency. This is essential for developing ADC that can meet the requirements of present day industry.
- The researcher can extend this architecture from medium to high resolution.


## REFERENCES

[1] Z. Amir and P. Jose', "Low-power high-resolution analog to digital converter", (Springer, 2011).
[2] D. A. Johns and K. W. Martin, "Analog Integrated Circuit Design", John Wiley \& Sons, Inc., Toronto, Canada, 1997.
[3] R. V. de plassche "CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters," 2nd Edition, 2010.
[4] R. J. Baker "CMOS Circuit Design, Layout, and Simulation, " IEEE Press, 2nd Edition, 2011.
[5] A. Arbel and R. Kurz, "Fast ADC," IEEE Transactions on Nuclear Science, vol. NS-22, PP. 446-451, feb. 1975.
[6] Bonan, J., Aboushady, H., Louerat, M.M." A 3mW, 250 Msamples/sec, 4-bit current-mode FLASH analog-to-digital converter," IEEE International Symposium on Micro-NanoMechatronics and Human Science, Vol. 1, pp. 1-4, 2003.
[7] J.A. Bell, J.W. Bruce, B.J. Blalock, and P.A. Stubberd. "Current Mode Flash Analog-to-Digital Converter," IEEE Midwest Symposium on Circuits and Systems, pp. 272-275, August 2001.
[8] E. Sali and M. Vesterbacka, "6 bit 1 GHz CMOS Silicon-on-Insulator Flash Analog-to-Digital Converter for Read Channel Applications," Circuit Theory and Design, pp. 127 - 130, vol. 1, 2005.
[9] A. Hamed. "A Dynamic Programmable Fuzzy controller chip," J. Basic. Appl. Sci. Res., Vol. 2, pp. 125-131, 2012.
[10] M. Choi and A. Abidi, "A 6-b 1.3 Gsamples/s A/D converter in $0.35 \mu \mathrm{~m}$ CMOS," IEEE Journal of Solid-State Circuits, Vol. 36, pp. 1847-1858, Dec. 2001.
[11] A. Yukawa, "An 8-bit high-speed CMOS A/D converter," IEEE Journal of Solid State Circuits, vol. SC-20, pp 775-779, June 1985.
[12] J.A. Bell, J.W. Bruce, "CMOS current mode interpolating flash analog to digital converter," IEEE Midwest Symposium on Circuits and Systems, vol. 2, pp. 363366, 2002.
[13] M. S. Bhat, S. Rekha, and H. S. Jamedagni, "Design of low-power current-mode flash ADC," in Proc. IEEE Region 10 Conf. TENCON, vol. 4, pp. 241-244, Nov. 2004.
[14] V. Ferragina, N. Ghittori, and F. Maloberti, "Low-power 6-bit flash ADC for high-speed data converters architectures," in Proc. IEEE Int. Symp. Circuits and Systems, pp. 3930-3933, May 2006.
[15] R. Roovers, M. Steyaert, "A $175 \mathrm{Ms} / \mathrm{s}$, 6-b 160-mW 3.3-V CMOS A/D converter," IEEE Journal of Solid-State Circuits, Vol. 31, No. 7, pp. 938-944, July 1996.
[16] C. Chen , J. Ren, "An 8-bit 200-MSample/s folding and interpolating ADC in $0.25 \mathrm{~mm}^{2}, "$ Analog Integrated Circuits and Signal Processing, vol. 47: 203, 2006.
[17] B. Song, P. Rakers, and S. Gillig, "A 1-V 6-b 50-Msamples/s current interpolating CMOS ADC," IEEE J. Solid-State Circuits, vol. 35, pp. 647-651, Apr. 2000.
[18] G. Ferri, and N. Guerrini, "Low voltage, low power CMOS current conveyors", (Springer, 2003).
[19] J. Valburg and R. Plassche, "An 8-b 650-MHz Folding ADC," IEEEJ. SolidState Circuits, vol. 21, no. 12, pp. 1662-1666, Dec. 1992.
[20] R. J. Plassche, and P. Baltus, "An 8-b 100MHz full Nyquist A/D converter," IEEE Journal of Solid-State Circuits, Vol. 23, pp. 1334-1344, Dec. 1988.
[21] R. J. Plassche, and R. J. Grift, "A high-speed 7-b A/D converter," IEEE Journal of Solid-State Circuits, Vol. SC-14, pp. 938-943, Dec. 1979.
[22] R. J. Plassche and J. Van Valburg, "An 8-bit 650 MHz folding ADC," IEEE Journal of Solid-State Circuits, Vol. 27, pp. 1662-1666, Dec. 1992.
[23] Y. Li, "Design of high speed folding and interpolating ANALOG-TO-DIGITAL converter," Doctor of Philosophy Thesis, Texas A and MIT University, 2003.
[24] K. Bult and A. Buchwald, "An embedded 240-mW 10-b 50MS/S CMOS ADC in $1-m m^{2}, "$ IEEE Journal of Solid-State Circuits, vol. 32, pp. 1887-1895, Dec. 1997.
[25] J. Chung, H. Yu, S. Oh, K. Yoon, "A 3.3V 10-bit current-mode folding and interpolation CMOS ADC using an arithmetic functionality," 43rd IEEE Midwest Symposium on Circuits and Systems, Lansing MI, Aug. 2000.
[26] M. Flynn, D. Allstot, "CMOS folding ADC's with current-mode interpolation," IEEE Journal of Solid-State Circuits, Vol. 31, pp. 1248-1257, Sept. 1996.
[27] M. Flynn, B. Sheahan, "A 400-Msample/s, 6-b CMOS folding and interpolating ADC," IEEE Journal of Solid-State Circuits, Vol. 33, pp. 1932-1938, Dec. 1998.
[28] B. S. Song, P. Rakers, S. Gillig, "A 1-V 6-b 50-MS/s current-interpolating CMOS ADC," IEEE Journal of Solid-State Circuits, Vol. 35, pp.647-651, Apr. 2000.
[29] W. C. Song, H. W. Choi, S. U. Kwak, and B. S. Song, "A 10-b 20-Msample/s low power CMOS ADC," IEEE Journal of Solid-State Circuits, vol. 30, pp 514521, May 1995.
[30] B. Nauta and A. Venes, "A 70-Ms/s 110-mW 8-bit CMOS folding and interpolating A/D converter," IEEE J. Solid-State Circuits, vol. 30, pp. 1302-1308, Dec. 1995.
[31] Y. Li and E. Sanchez-Sinencio, "A wide input bandwidth 7-bit 300-Msample/s folding and current-mode interpolating ADC," IEEE J. Solid-State Circuits, vol. 38, pp. 1405-1410, Aug. 2003.
[32] W. Guo, R. J. Huber, and K. F. Smith, "A Current Steering CMOS Folding Amplifier", IEEE International Symposium on Circuits and Systems, Vol. 3, pp.141-144, May 2002.
[33] S. Oza and N.M. Devashrayee," Low voltage, Low power folding Amplifier for folding and interpolating ADC," IEEE Int Conf Advances in Computer Engineering, pp. 178-182, 2009.
[34] S. Oza and N.M. Devashrayee, "Low voltage, high folding rate folding amplifier," Proceedings of the International Conference and Workshop on Emerging Trends in Technology, pp. 899-902, India 2010.
[35] A. Niket and P. Roy,"A threshold inverter quantization based folding and interpolation ADC in $0.181 \mu$ CMOS," Analog Integrated Circuits and Signal Processing, 63, pp. 273-281, 2010.
[36] D. Lee, S. Yeo, H. Kang, D. Kim, J. Moon and M. Song, "Design of a 6-bit 1GSPS Fully Folded CMOS A/D Converter For Ultra Wide Band (UWB)

Applications", Integrated Circuit Design and Technology and Tutorial, 2008.
ICICDT 2008. IEEE International Conference on, pp. 113 - 116, 2-4 June 2008.
[37] K. M. Kim and K. S. Yoon, "An 8-Bit CMOS Current-Mode Folding and Interpolation A/D Converter With Three-Level Folding Amplifiers", IEEE 39th Midwest Symposium on Circuits and Systems, Vol. 1, pp. 201-204, Aug. 1996.
[38] Y. Li and E. Sanchez-Sinencio, "Current Mirror Based Folding Amplifier", IEEE 43rd Midwest Symposium on Circuits and Systems, Vol. 1, pp. 60-63, Aug 2000.
[39] R-M. Weng and C-C. Chao, "A 1.5V High Folding Rate Current-Mode Folding Amplifier for Folding and Interpolating ADC", IEEE International Symposium on Circuits and Systems, pp. 3942-3945, 2006.
[40] H. Traff, "Novel Approach to high-speed CMOS Current comparators," Electronics Letters, vol.28, no. 3, pp. 310-312, Jan. 1992.
[41] Tang, A.T.K., and Toumazou, C., "High performance CMOS current comparator", Electron. Lett., vol. 30, no.1, pp. 5-6, 1994.
[42] H. Lin, J. Huang, S.C. Wong, "A simple high speed low current comparator", IEEE International symposium on circuit and system (ISCAS), Vol. 2, pp. 713716, May 2000.
[43] D. Banks and C. Toumazou: "Low-power high-speed current comparator design", Electron. Lett., Vol. 44, No.3, pp. 171-172, 2008.
[44] X. Tang and K.-P. Pun, "High-performance CMOS current comparator," Electronics Letters, Vol.45, No.20, pp.1007-1009, 2009.
[45] C. Toumazou, F. J. Lidgey, and D. Haigh, "Analogue IC design - the currentmode approach", (Peter Peregrinus Ltd., UK, 1990).
[46] G. Ferri, and N. Guerrini, "Low voltage, low power CMOS current conveyors", (Springer, 2003).
[47] K. L .Lin, T.van den Boom, Stevanovic. N, "Basic design guide for CMOS folding and interpolating A/D converters Overview and case study," IEEE International Conference on Circuits and Systems, vol.1, pp. 529 - 532, 1999.
[48] F. Leccese, "A simplified 3-bits discrete pure linear analog preprocessing folding ADC architecture," Proc. of $13^{\text {th }}$ Workshop on ADC Modelling and Testing, Florence, Italy, pp. 1011-1016, ISBN CD: 978-88-903149-3-3, Sep. 22-24, 2008.
[49] F. Leccese and M. Magnone, "A 3 bits discrete pure linear analog preprocessing folding ADC architecture based on cascade controlled channels," XIX IMEKO World Congress Fundamental and Applied Metrology, Lisbon, Portugal, ISBN 978-963-88410-0-1, September 6-11, 2009.
[50] B. Gilbert, "A monolithic micro-system for analog synthesis of trigonometric functions and their inverses," IEEE Journal of Solid State Circuits, Vol. SC-17, pp. 1179-1191, Dec. 1982
[51] R. J. Plassche, and R. J. Grift, "A high-speed 7-b A/D converter," IEEE Journal of Solid-State Circuits, Vol. SC-14, pp. 938-943, Dec. 1979.
[52] P. E. Allen and D. R. Holberg, " CMOS Analog Circuit Design," $2^{\text {nd }}$ Ed., Oxford University Press, 2002.
[53] C. J. B. Fayomi, and G. W. Roberts, "Design and Characterization of LowVoltage Analog Switch without the Need for Clock Boosting," IEEE Proceeding 47th Midwest Symposium on Circuits and Systems, Hiroshima (Japan), Vol. 3, pp. 315-318, July 2004.
[54] R. Chavoshisani and O. Hashemipour, "A high-speed current conveyor based current comparator", Microelectronics Journal, pp.28-32, 2011.
[55] S. Ziabakhsh, H. Alavi-Rad, M. Alavi-Rad, and M. Mortazavi,"The design of a low-power high-speed current comparator in $0.35-\mu \mathrm{m}$ CMOS technology," Quality of Electronic Design, ISQED 2009. Quality Electronic Design, pp.107-111, 16-18 March 2009.
[56] A. S. Sedra and K. C. Smith," Microelectronics Circuits", $5^{\text {th }}$ edition (Oxford University Press, 2006).
[57] L. Zhou, M. Ayachi, J.-P. Blonde, and F. Braun, "A 100 Mhz Current Conveyor In $0.35 \mu \mathrm{~m}$ CMOS Technology," IEEE International Conference on Signal Processing and Communications (ICSPC 2007), pp. 297-300, Nov. 2007.
[58] B. Verbruggen, J. Craninckx, M. Kuijk, P. Wambacq, and G. Van der Plas, "A 2.2 mW 1.75 GS/s 5 bit folding flash ADC in 90 nm digital CMOS," IEEE J. SolidState Circuits, vol. 44, no. 3, pp. 874-882, Mar. 2009.

## VITA

Shaker Ahmed Mahemood is a graduate student in Electrical Engineering Department at King Fahd University of Petroleum and Minerals (KFUPM), Dhahran, Saudi Arabia. He received the B.Sc. degree in electronic \& communication engineering from Hadhramout University of Science \& Technology (HUST), Hadhramout, Yemen in July 2007.

## Current Address:

King Fahd University of Petroleum \& Minerals

Dhahran 3126, Saudi Arabia.

## Telephone:

+966 535752184

## Emails:

sasm81@gmail.com

