

# CMOS monolithic sensors in a homogeneous 3D process for low energy particle imaging

Lodovico Ratti, *Member, IEEE*, Massimo Caccia, Luigi Gaioni, Alessia Manazza, Massimo Manghisoni, *Member, IEEE*, Valerio Re, Gianluca Traversi, *Member, IEEE*, Stefano Zucca

**Abstract**—A 3D, through silicon via microelectronic process, capable of face-to-face assembling two 130 nm CMOS tiers in a single bi-layer wafer, has been exploited for the design of monolithic active pixels (MAPS), featuring a deep N-well (DNW) collecting electrode. They are expected to improve on planar CMOS DNW MAPS in terms of charge collection efficiency since most of the PMOS transistors in the front-end electronics, with their N-wells, can be moved to a different layer from that of the DNW sensor. The vertical integration process also requires that one of the two CMOS tiers be thinned down to a mere 6  $\mu\text{m}$  to expose the through silicon vias and contact the sandwiched circuits. In this work, results from device simulations of 3D MAPS will be presented. The aim is to evaluate the potential of such a thin sensitive substrate in the detection of low energy particles (in the tens of keV range), in view of possible applications to biomedical imaging.

## I. INTRODUCTION

DEEP N-well CMOS monolithic active pixel sensors (DNW-MAPS) were proposed a few years ago to satisfy the requirements of the experiments at the future high luminosity machines, like the SuperB Factory and the International Linear Collider. They have the potential for incorporating both the low-material budget features of standard 3-transistor MAPS and the pixel-level sparsification capabilities of hybrid detectors [1], [2]. The driving idea in the design of a DNW-MAPS sensor is that of using a relatively large electrode (as compared to conventional MAPS), taking up a substantial fraction of the pixel area, to collect the charge released in the substrate. This notwithstanding, the area of the elementary cell remains almost fully available for the readout electronics, as NMOS devices can be integrated inside the collecting electrode, which is laid out with a deep N-well structure. The large dimensions of the DNW sensor make it possible to include also PMOS devices in the pixel level processing electronics, as long as the region covered by P-type transistors and their N-wells is negligible with respect to the area of the collecting electrode. The full

power of complementary MOS technology being available, high gain analog stages, performing continuous time filtering, and low power, high speed digital blocks can be packed inside each elementary cell of the detector, enhancing local intelligence and autonomy with respect to peripheral readout electronics. Recently, vertical integration, or 3D, processes have been taken into consideration for the design of 3D DNW MAPS [3]. Three dimensional circuit manufacturing involves the independent fabrication of two or more planar circuits on different wafers, which are subsequently bonded together after precise alignment and thinning [4]. Vertical integration technologies have already become quite popular among IC designers, as they can alleviate some important performance limitations correlated with CMOS feature size scaling [5]. They are already widely used in the design of high density storage devices and promise to provide a means to overcome the bandwidth bottleneck in modern microprocessors by vertically integrating processor and memory subsystems in a single chip [6], [7].

This paper is devoted to discussing the potential of vertically integrated deep N-well MAPS in the detection of low energy beta particles, of particular interest in autoradiography applications. After a short review of the state of the art in the field of solid state devices for autoradiography, a description of the fabrication technology, of the MAPS device and of the submitted test structures is provided. Results from simulations performed with Monte Carlo and finite element methods are also presented and discussed.

## II. SILICON MICROSENSORS FOR $\beta$ -IMAGING APPLICATIONS

Film emulsion and phosphor imaging plates are still the most widespread devices for the detection of low energy  $\beta$  particles from weak sources in radioactive labeling applications. Although they may suffer from relatively poor detection efficiency and linearity, films offer yet unmatched granularity (in the order of 1  $\mu\text{m}$ ) while covering a dynamic range of a few orders of magnitude [8]. Phosphor imaging plates are more sensitive but feature a worse resolution [9]. Recently, performance limitations in the above mentioned devices have motivated many feasibility studies and developments based on solid state microelectronic technologies. In this field, while spatial resolution and effective area coverage are still constrained by the features of fabrication processes and by the physical mechanisms underlying device operation (e.g. charge diffusion), extremely good results in terms of sensitivity and

Manuscript received November 13, 2010

Lodovico Ratti, Alessia Manazza and Stefano Zucca are with INFN Pavia and Dipartimento di Elettronica, Università degli Studi di Pavia, I-27100 Pavia, Italy (Phone: +39 0382 985222; fax: +39 0382 422583; email:lodovico.ratti@unipv.it).

Massimo Caccia is with INFN Milano and Dipartimento di Fisica e Matematica, Università degli Studi dell'Insubria, Via Valleggio 11, I-22100 Como, Italy.

Luigi Gaioni is with INFN Pavia, Via Bassi 6, I-27100 Pavia, Italy.

Massimo Manghisoni, Valerio Re and Gianluca Traversi are with INFN Pavia and Dipartimento di Ingegneria Industriale, Università di Bergamo, I-24044 Dalmine (BG), Italy.

linearity can be achieved, not to mention the built-in advantages of direct digital image acquisition. Following is a list (not meant to be exhaustive) of the different approaches that have been proposed in the past years as far as silicon microtechnologies are concerned.

#### A. Hybrid pixels

Hybrid pixels take advantage of high resistivity, high quality silicon substrates coupled with low power, VLSI ASIC chips for precise particle tracking in modern high energy physics experiments. Many research teams have been working to adapt hybrid pixel technology to biomedical applications such as X-ray radiography or protein crystallography [10]. Among them, the Medipix collaboration has developed three generations of readout chips for pixel detectors with single photon counting characteristics and large dynamic range [11]. The Medipix2, a  $256 \times 256$  channel,  $55 \mu\text{m}$  pitch readout chip featuring a 13-bit counter in each channel has been tested in autoradiography applications after bump bonding with a  $300 \mu\text{m}$  thick pixel detector [12]. With a threshold of 6 keV, the system was able to obtain real time images of various sources ( $^3\text{H}$ ,  $^{14}\text{C}$ ,  $^{125}\text{I}$ ) from autoradiographic microscales. A limited spatial resolution (about  $80 \mu\text{m}$ ) and a minimum detectable activity from  $^3\text{H}$  of 0.32 Bq were achieved. The Medipix1 chip has also been used in autoradiography tests with less interesting results [13].

#### B. CCDs

The features of charge coupled devices have been exploited in digital autoradiography tests both in a direct irradiation configuration [14] and as part of more complex systems including a gaseous or a solid scintillation detector and an intensifier tube [15]. As far as direct irradiation is concerned, room temperature operation requires using fixed pattern noise correction techniques to compensate for interpixel and interframe variations in dark current. Good linearity performance has been obtained with a matrix of  $22.5 \mu\text{m}$  pitch,  $1152 \times 826$  pixels operated with a 15 s integration time in tests with  $^{14}\text{C}$  and  $^{35}\text{S}$  marked samples and standard microscales. CCD beta imaging systems based on scintillators may have some advantages in terms of area coverage, which can be made as large as  $20 \times 25 \text{ cm}^2$ . Depending on the scintillator detector type, a resolution down to  $15 \mu\text{m}$  can be obtained. Minimum detectable activity is generally significantly higher than in hybrid pixel detectors both in the direct and the indirect methods.

#### C. DEPFET

The DEPLETED Field Effect Transistor, integrating the front-end device of the analog processor directly in each pixel cell, was proven to feature an outstanding noise performance, in the range of a few rms electrons [16], [17]. Its characteristics are exploited in several applications, from X-ray astronomy to particle physics. The properties of the DEPFET as an imaging device for tritium autoradiography applications have been experimentally evaluated by means of a couple of dedicated

CMOS ASICs performing parallel readout of a  $64 \times 64$  matrix of hexagonal pixels [18]. The thin entrance window makes it possible to detect low-energy emitters, like  $^3\text{H}$ . The detector was found to feature excellent spatial resolution (a few microns for energies ranging from a few keV to a few tens of keV) when suitable offline reconstruction algorithms are applied. Energy resolution is sufficient to separate different radiolables in the same specimen, for example  $^3\text{H}$  and  $^{14}\text{C}$ . The relatively high current dissipation of DEPFETs might be an issue when a larger area has to be covered.

#### D. CMOS MAPS

CMOS monolithic active pixel sensors (MAPS) have been developed and are widely used for imaging applications in the visible range of the electromagnetic spectrum (like digital still photography and high definition television). They take advantage of VLSI technology to integrate both the sensing element and the readout electronics in the same substrate [19]. In the last decade they have been proposed as particle tracking detectors, since they may offer some desirable features, such as high point and momentum resolution, which can be exploited in the next generation of high energy physics experiments [20], [21], [2]. The first tritium autoradiography ever taken with a monolithic sensor [22], [23] was obtained with a CMOS MAPS of the MIMOSA series [24]. The sensor is a high resolution ( $17 \mu\text{m}$  pitch), back-illuminated, megapixel imager with 3T analog front-end, capable of detecting  $\beta$ -particles with energies ranging from 4 keV to 30 keV. Sensitivity to such low energies was achieved by thinning the substrate down to the epitaxial layer and reducing the entrance window to about 160 nm. Sequential readout of the entire detector requires a few milliseconds. This, together with the time taken by off-chip data sparsification procedures limits the effective availability of the device to about 25% of the operating time. Subpixel resolution has been obtained with a  $512 \times 512$  matrix of  $25 \mu\text{m}$  pitch 3T monolithic pixels through off-line, dual-thresholding techniques [25]. In this case, a column-parallel readout with a 12-bit ADC for each four columns has been implemented, resulting in a processing speed not exceeding 100 frames/s.

### III. TEZZARON/GLOBALFOUNDRIES VERTICAL INTEGRATION TECHNOLOGY

Among the available three dimensional integration processes and techniques, the one provided by Tezzaron Semiconductor was chosen for the fabrication of the first 3D DNW-MAPS. The devices are being fabricated in the framework of the first 3D multiproject wafer, managed by the 3DIC consortium [26]. Tezzaron 3D technology relies upon the vertical integration of two (or more) 130 nm CMOS wafers produced by Chartered Semiconductor (now part of Globalfoundries), which adopts a via middle strategy for through silicon via (TSV) fabrication (holes for TSVs are dug after device formation and before metal layers and intermetal oxide deposition). A cross-section of the Tezzaron/Globalfoundries process is shown in Fig. 1. Wafers




Fig. 1. Cross-sectional view of a double-layer 3D process.

are face-to-face bonded by means of thermo-compression techniques. Bond pads on each wafer are laid out on the copper top metal layer and provide the electrical contacts between devices integrated in the two layers. The top tier is thinned down to about  $12\ \mu\text{m}$  to expose the through silicon vias, therefore making connection to the buried circuits possible. Among the options available in the Chartered technology, the low power (1.5 V supply voltage) transistor option was chosen. The technology also provides 6 metal layers (including two top, thick metals), dual gate option (3.3 V I/O transistors) and N- and P-channel devices with multiple threshold voltages.

#### IV. 3D DNW MAPS FOR $\beta$ PARTICLE DETECTION

In a three dimensional DNW MAPS, the analog layer includes the DNW sensor, the charge preamplifier (a shaperless version of the optimum channel for capacitive detectors) and the NMOS differential pair of a threshold discriminator. The PMOS mirrored load of the discriminator, which, for matching purposes, needs to feature quite a large area, is integrated in the digital tier together with all of the logic blocks, to reduce parasitic collection by N-wells and improve the charge collection efficiency of the sensor. The set of logic functions performed by the top tier electronics includes token management for sparsified readout, control of global buses for data output and double hit and time stamp storage. A thorough description of the 3D DNW MAPS structure and of the front-end and readout electronics can be found in a previously published paper [3]. A number of small test structures (including single pixel elements




Fig. 2. Cross-sectional view of a 3D DNW MAPS detector with thin sensitive volume.

and small matrices) and a large detector, comprised of  $240 \times 256$ ,  $20\ \mu\text{m}$  pitch DNW MAPS pixels, have been designed for fabrication in a single production batch. For this purpose, the analog and the digital layers of the 3D structures have been laid out side by side in a subreticle replicated 28 times on each of the 25 wafers of the batch (three of them actually being used for the fabrication of planar test structures). By flipping one wafer on top of the other and suitably aligning them, two identical versions for each structure are obtained, one having the collecting electrode (and the analog front-end electronics) on the top wafer, the other on the bottom one. Since one of the two wafers has to be thinned down to about  $12\ \mu\text{m}$  (including the substrate and the metal and intermetal dielectric layers) to expose the TSVs and contact the external, backmetal bond pads, in each pair of 3D structures, one will feature a thick substrate under the DNW sensor, the other one will have a  $6\ \mu\text{m}$  thick sensitive volume. This latter case is depicted in Fig. 2, showing the technology cross-sectional view for vertically integrated MAPS sensors with thin substrate. The aim of this work is to characterize 3D DNW-MAPS sensors with thin substrate in view of applications where sensitivity to low energy particles, with a penetration depth of a few micron in silicon, is needed. Since MAPS operation is based on the collection of charge diffusing in the substrate, a small thickness (together with back-side illumination) is a mandatory requirement for the sensor to gather enough signal. Also, passive entrance window needs to be minimized in order for the particle not to lose a significant amount of energy in an insensitive device layer [27]. As already mentioned in section II, thinned CMOS MAPS have actually already been proposed for beta autoradiography in tritium radiolabeled biological specimens [22]. It is worth remarking here that the sparsified architecture implemented in the 3D deep N-well MAPS may provide some advantages in

terms of readout bandwidth with respect to standard MAPS devices.

### V. SIMULATION RESULTS

Bi-dimensional device simulations have been performed on the thin 3D DNW MAPS sensor to study its charge collection properties. Fig. 3 shows the section of a DNW MAPS structure simulated with the TCAD tools provided by Synopsys (former ISE-TCAD). In the figure, the charge cloud (about 1000 electrons) released in a very small range (as expected for low energy electrons impinging on silicon) at the bottom of the substrate can be noticed. As shown in Fig. 4, the charge is almost entirely collected by the sensor in about 10 ns. The fast collection time is justified by the very short path electrons have to cover to reach the deep N-well. A very small fraction of the released charge escape collection due to lateral spreading. However, it is worth noticing here that the simulated structure in Fig. 3 does not take into account the parasitic collection action of N-well diffusions used in the sensor layer to integrate PMOS devices. Fig. 5 shows the charge collected by the DNW electrode in DNW MAPS structures like the one in Fig. 3 but with substrate thickness varying from 6 to 10  $\mu\text{m}$ . This simulation was performed to take into account possible changes in the technology step related to substrate etching for through silicon via exposure and systematic variation of the substrate thickness in the chip depending on TSV density. At the largest thickness among those considered in Fig. 5, the collected charge is reduced by about 20%. Variation in the amount of collected charge with the substrate thickness is due to charge diffusing in the substrate. As a matter of fact, in the case of a thicker substrate, a larger fraction of the charge manages to avoid being collected by the overlying pixel due to lateral spreading. Escaping electron may be collected, at least partially, by neighboring pixels.

The above data have been obtained using a 2D TCAD simulation tool. Better founded results are expected with the




Fig. 3. Cross-section of the simulated thin DNW MAPS structure, emphasizing the internal and external junctions of the deep N-well sensor and the charge cloud released at the bottom of the substrate.




Fig. 4. Charge collected by and current flowing through the junction in the simulated DNW MAPS structure of Fig. 3.




Fig. 5. Charge collected by the DNW electrode in simulated DNW MAPS structures like the one in Fig. 3 but with varying substrate thickness.

use of a three-dimensional model, where more details of the device and accurate field modeling can be included. On the other hand, 3D device simulations may require extremely long computational times, depending on the granularity of the mesh. As a fair trade off, some three-dimensional Monte Carlo device simulations have been performed on sensor matrices with 6  $\mu\text{m}$  thick substrate. Fig. 6 shows the charge collected by each cell in a  $3 \times 3$ , 20  $\mu\text{m}$  pitch sensor matrix when a point-like charge amounting to 1000 electrons is released at the center of the detector backside. The figure also shows how the DNW collecting electrode (larger rectangles) and the competitive N-wells for PMOS (smaller rectangles) are arranged in each cell. Charge spreading among the pixels is almost negligible, a major part of the released charge being collected by the central element. Fig. 7 shows the charge collected by three pixels in a  $5 \times 5$ , 20  $\mu\text{m}$  pitch MAPS matrix as a function of the hit




Fig. 6. Charge collected (in electrons) in a  $3 \times 3$  matrix of 3D deep N-well MAPS with a  $6 \mu\text{m}$  thick substrate resulting from a device Monte Carlo simulation. A point-like charge cloud of 1000 electrons released at the center of the detector backside is assumed. Collected charge for each cell is indicated both through the color scale and the number of collected electrons.

position. Again the charge is released as a point-like clump of 1000 electrons at the backside of the detector. The arrangement of the DNW electrode and of the parasitic N-wells in each cell is described in the picture. As shown in the figure, when the hit is close to the border between two adjacent pixels, the expected signal to noise ratio is about 10, the noise from the analog electronics being of the order of 35 rms electrons. Actually, some room is still left for improving the signal-to-noise ratio through optimization of the geometry and area (and corresponding capacitance) of the collecting electrode. As compared to the results shown in Fig. 4, obtained with two-dimensional finite element simulations, the peak charge in Fig. 7 is about 30% smaller. On the one hand, in Monte Carlo simulations, the effect of N-wells in the sensor tier, stealing charge from the DNW sensor, has been taken into account. On the other hand, the same Monte Carlo simulations may underestimate the real potential of the detector, as they do not take into account any possible effect due to residual, though weak, fields extending into the substrate from the sensor junction, which might be non negligible in the case of very thin substrates. Fig. 7 also provides a comparison with the performance of a monolithic sensor with standard, small area collecting electrode ( $2 \times 2 \mu\text{m}^2$  in area and located in the exact center of the cell). The advantage offered, in terms of collected charge, by the use of a large area diffusion is apparent.




Fig. 7. Charge collected by 3 pixels in a  $5 \times 5$  matrix (the position is given by means of the (row,column) coordinates), as a function of the hit position on the sensor backside (along the trajectory shown in the figure). Comparison with the expected performance of a monolithic detector with standard, small area sensor, is also provided.

## VI. CONCLUSION

Use of 3D DNW MAPS for low energy particle imaging has been briefly discussed. With respect to previous attempts, the implementation of an in-pixel sparsified architecture may provide some advantages in terms of readout speed and detection/readout duty cycle. Promising results have been obtained from device simulations. Confirmation and support to simulation data need to be found in the next-to-start prototype characterization. Experimental tests are also expected to provide valuable information about the possible need for entrance window optimization and the presence of charge trapping and recombination phenomena at the substrate/oxide interface. Moreover, the design of a different readout architecture, of the counting type, will be considered in a new 3D multi project wafer submission, the present architecture specifically targeting charged particle tracking for vertex reconstruction.

## ACKNOWLEDGMENT

The authors would like to acknowledge the contribution from the SLIM5 and P-ILC collaborations to the development of the DNW MAPS detectors.

## REFERENCES

- [1] A. Gabrielli, G. Batignani, S. Bettarini, F. Bosi, G. Calderini, R. Cenci et al., "Proposal of a data sparsification unit for a mixed-mode MAPS detector", *2007 IEEE Nuclear Science Symposium Conference Record*, vol. 2, pp. 1471-1473, Oct. 26 2007-Nov. 3 2007.

- [2] G. Traversi, M. Manghisoni, L. Ratti, V. Re, V. Speziali, "CMOS MAPS with pixel level sparsification and time stamping capabilities for applications at the ILC", *Nucl. Instrum. Methods*, vol. A581, pp. 291-294, 2007.
- [3] L. Ratti, L. Gaioni, M. Manghisoni, V. Re, G. Traversi, "Vertically integrated deep N-well CMOS MAPS with sparsification and time stamping capabilities for thin charged particle trackers", *Nucl. Instrum. Methods*, doi:10.1016/j.nima.2010.05.039.
- [4] *Handbook of 3D Integration: Technology and Applications of 3D Integrated Circuits*. Edited by P. Garrou, C. Bower and P. Ramm. Wiley-VCH, Weinheim, 2008.
- [5] R.S. Patti, "Three-Dimensional Integrated Circuits and the Future of System-on-Chip Design", *Proceedings of the IEEE*, vol. 94, no. 6, June 2006.
- [6] Y. Kurita, S. Matsui, K. Soejima, M. Komuro, M. Itou, M. Kawano, "Vertical Integration of Stacked DRAM and High-Speed Logic Device using SMAFTI Technology", *IEEE Trans. Adv. Packaging*, vol. 32, no. 3, pp. 657-665, Aug. 2009.
- [7] A. Zia, P. Jacob, J.-W. Kim, M. Chu, R.P. Kraft, J.F. McDonald, "A 3-D Cache with Ultra-Wide Data Bus for 3-D Processor-Memory Integration", *IEEE Trans. VLSI Syst.*, vol. 18, no. 10, pp. 967-977, 2010.
- [8] J. Cabello, K. Wells, "A Monte Carlo Study on the Spatial Resolution of Uncollimated  $\beta$  particles with Silicon-based Detectors for Autoradiography", *2009 IEEE Nuclear Science Symposium Conference Record*, Oct. 24 2009-Nov. 1 2009, Orlando, USA, pp. 2877-2881.
- [9] R.F. Johnson, S.C. Pickett, D.L. Baker, "Autoradiography using storage phosphor technology", *Electrophoresis*, vol. 11, no. 5, pp. 355-360, 1990.
- [10] B. Mikulec, "Development of segmented semiconductor arrays for quantum imaging", *Nucl. Instrum. Methods*, vol. A510, pp. 1-23, 2003.
- [11] R. Ballabriga, M. Campbell, E.H.M. Heijne, X. Llopart, L. Tlustos, "The Medipix3 Prototype, a Pixel Readout Chip Working in Single Photon Counting Mode With Improved Spectrometric Performance", *IEEE Trans. Nucl. Sci.*, vol. 54, no. 5, pp. 1824-1829, Oct. 2007.
- [12] G. Mettievier, M.C. Montesi, P. Russo, "Digital Autoradiography With a Medipix2 Hybrid Silicon Pixel Detector", *IEEE Trans. Nucl. Sci.*, vol. 52, no. 5, pp. 46-50, Feb. 2005.
- [13] E. Bertolucci, M. Conti, A. Di Cosimo, M. Maiorino, G. Mettievier, M.C. Montesi et al., "Real Time  $\beta$ -imaging With Silicon Hybrid Pixel Detectors: Kinetic Measurements With C-14 Amino Acids and P-32 Nucleotides", *IEEE Trans. Nucl. Sci.*, vol. 49, no. 5, pp. 2213-2217, Oct. 2002.
- [14] E. Kokkinou, K. Wells, M. Petrou, A. Bailey, "Digital Autoradiography Imaging Using Direct Irradiation of a CCD Between 278-309 K", *IEEE Trans. Nucl. Sci.*, vol. 50, no. 5, pp. 1702-1707, Oct. 2002.
- [15] N. Barthe, K. Chatti, P. Coulon, S. Maîtrejean, B. Basse-Cathalinat, "Recent technologic developments on high-resolution beta imaging systems for quantitative autoradiography and double labeling applications", *Nucl. Instrum. Methods*, vol. A527, pp. 41-45, 2004.
- [16] W. Neeser, M. Böcker, P. Buchholz, P. Fischer, P. Holl, P. Klein et al., "DEPFET - a pixel device with integrated amplification", *Nucl. Instrum. Methods*, vol. A477, pp. 129-136, 2002.
- [17] J. Ulrici, S. Adler, P. Buchholz, P. Fischer, P. Klein, M. Löcker et al., "Spectroscopic and imaging performance of DEPFET pixel sensors", *Nucl. Instrum. Methods*, vol. A465, pp. 247-252, 2001.
- [18] J. Ulrici, P. Fischer, P. Klein, G. Lutz, W. Neeser, R. Richter et al., "Imaging performance of a DEPFET pixel Bioscope system in Tritium autoradiography", *Nucl. Instrum. Methods*, vol. A547, pp. 424-436, 2005.
- [19] E.R. Fossum, "CMOS Image Sensors: Electronic Camera On-A-Chip", *IEEE Trans. El. Dev.*, vol. 44, no. 10, pp. 1689-1698, Oct. 1997.
- [20] Y. Degerli, M. Besanon, A. Besson, G. Claus, G. Deptuch, W. Dulinski, et al., "Performance of a Fast Binary Readout CMOS Active Pixel Sensor Chip Designed for Charged Particle Detection", *IEEE Trans. Nucl. Sci.*, vol. 53, no. 6, pp. 3949-3955, Dec. 2006.
- [21] M. Barbero, G. Varner, A. Bozek, T. Browder, F. Fang, M. Hazumi et al., "Development of a B-Factory Monolithic Active Pixel Detector - The Continuous-Acquisition Pixel Prototypes", *IEEE Trans. Nucl. Sci.*, vol. 52, no. 4, pp. 1187-1191, Aug. 2005.
- [22] G. Deptuch, "Tritium autoradiography with thinned and back-side illuminated monolithic active pixel sensor device", *Nucl. Instrum. Methods*, vol. A543, pp. 537-548, 2005.
- [23] C. Cappellini, A. Bulgheroni, M. Caccia, V. Chmill, M. Jaztrab, F. Risigo et al., "Imaging of biological samples with silicon pixel detectors", *Nucl. Instrum. Methods*, vol. A591, pp. 34-37, 2008.
- [24] G. Deptuch, G. Claus, C. Colledani, M. Deveaux, A. Gay, W. Dulinski, "Development of monolithic active pixel sensors for charged particle tracking", *Nucl. Instrum. Methods*, vol. A511, pp. 240-249, 2003.
- [25] J. Cabello, A. Bailey, I. Kitchen, R. Turchetta, K. Wells, "A Dual Threshold Method to Independently Control Resolution and Sensitivity in  $\beta$  Imaging", *2008 IEEE Nuclear Science Symposium Conference Record*, 19-25 Oct. 2008, Dresden, Germany, pp. 1-7.
- [26] <http://3dic.fnal.gov>.
- [27] G. Deptuch, W. Dulinski, M. Caccia, M. Winter, "High-Resolution, Back-Side Illuminated Monolithic Active Pixel Sensor for Low-Energy Electron Imaging", *IEEE Trans. Nucl. Sci.*, vol. 52, no. 5, pp. 1745-1754, Oct. 2005.