FAST FRONT-END ELECTRONICS FOR EXPERIMENTS USING SILICON CALORIMETERS AT SSC/LHC COLLIDERS

A. GOLA¹⁾, G. PESSINA²⁾ and P.G. RANCOITA²⁾

¹⁾ SGS-THOMSON Microelectronics, Via Tolomeo, 1, 20010 Cornaredo, Milano, Italy ²⁾ Istituto Nazionale di Fisica Nucleare INFN, Via Celoria 16, 20133 Milano, Italy

Received 20 February 1990

A fast VLSI preamplifier using HF2CMOS technology was designed and built. The preamplifier meets the requirements for silicon calorimetry application in experiments at hadron colliders SSC/LHC. The overall power consumption is less than 45 mW for a maximum output voltage swing of 5 V (\approx 7 ns rise time). The slew rate is about 700 V/µs for an input capacitance of 150 pF. The measured value of ENC (equivalent noise charge), for an RC-CP shaping time of 20 ns and an input capacitance of 150 pF, is 17 ke_{RMS}.

1. Introduction

The interest of the high-energy physics community is turning nowadays to several ambitious projects, such as the hadron collider LHC (in the LEP tunnel at CERN) and the SSC in the USA, involving multi-TeV proton beams. Being the core element of the central detection system, the calorimeter must face the exceptional experimental conditions [1] created by very high luminosity, and high multiplicities and the large variety of physics phenomena to study. The following features are thus required of such calorimeters: compact construction, flexibility, fine segmentation, fast charge collection, easy calibration, good radiation hardness, good energy resolution, and ability to satisfy the compensation condition $(e/\pi = 1)$.

The calorimeter which fulfils all those requirements is a sampling calorimeter with silicon as active medium [1-3]. The silicon detector thickness (about 400 μ m) and its thin support allows sampling gaps of less than 2 mm. Furthermore, the silicon devices enable a flexible and very thin longitudinal and lateral segmentation, providing precise angle measurement and separation of very close jets and/or photons. The high granularity currently achievable is a necessary condition to resolve possible complex interaction configurations. Silicon detectors have fast response (for standard silicon detectors, the electron transit time is 2 ns or less, whereas the whole transit time is 6 ns or less) and request low operating voltage.

The problem of the silicon hardness to radiation damage is presently being investigated [2,4]. The experi-

mental results have allowed a conceptual design of a radiation-resistant calorimeter for an SSC experiment [2]. In the proposed calorimeter, the dominant passive absorber is iron leading to a small number of generated neutrons and a minimal neutron damage condition. Furthermore, the addition of polyethylene (in front and rear of the silicon detectors) moderates these neutrons and further minimizes their impact on the detectors and the electronics, located on the silicon devices supports.

Electromagnetic calorimeters using silicon as active medium have been demonstrated to have a good energy resolution. Measurements performed by the SICAPO (silicon calorimeter and polarimeter) collaboration (Florence, Hamburg, McGill, Messina, Milan, Tel-Aviv, Trieste and Turin) with an electromagnetic calorimeter (24 radiation lengths deep), using silicon as active material and tungsten or uranium as passive material, have shown an energy response which is linear and stable up to better than 1%, and an energy resolution of $\sigma(E)/E = (17.6 \pm 0.3)\%\sqrt{\tau/E}$ (GeV), where τ is the thickness of each absorber layer in radiation length (i.e. the sampling frequency) [5].

Obtaining a good hadron energy resolution necessitates the achievement of the so-called compensation condition. The experimental data, presented by the SICAPO collaboration, have proven that the compensation condition can be reached by tuning the calorimeter response (i.e. the visible energy) to the energy deposited by the electromagnetic component of a hadronic shower [6]. By exploiting the so-called "local hardening effect" [7] or the "filtering effect" [8], it is possible to equalize the response to electrons and hadrons (with the same incoming energy) for Si calorimeters with high-Z passive absorber (like U or W) or with a mixture of low-Z and high-Z passive absorbers (like Fe and Pb).

The high granularity required is obtained by using silicon detectors of about 2×2 cm² active area [1,2].

In this paper, we describe the performance of a VLSI preamplifier realized in HF2CMOS * technology, to be used in silicon calorimeters for experiments at SSC /LHC hadron colliders.

The VLSI readout front-end electronics has to be located as close as possible to the detector (namely on the detector support) in order to avoid cross-talk and minimize the stray capacitance.

2. Design analysis of the front-end electronics

In devices like the calorimeter under analysis, in which a very high number of channels is required, the design of the front-end electronics needs a special approach. In addition to the preamplifier noise, the main parameters are: the power dissipation and the space taken up by the electronics itself.

The input capacitance of the preamplifier plays an essential role in the total energy resolution, thus the parasitic capacitance due to the connecting cables must be minimized by putting the preamplifier as close as possible to the detector. Consequently, if the number of channels is very large, every preamplifier must occupy a small area. Moreover, the total power dissipation has to be kept low in order to avoid excessive heating of the calorimeter. Since the noise and the speed of the preamplifier improve with increasing power dissipation, a compromise between those three variables must be found in order to get an adequate solution.

* Developed by SGS-THOMSON Microelectronics.

Not in every interaction, in experiments at SSC/LHC machines, individual detectors would be traversed by particles. Nevertheless, the interaction event rate to be taken into account, is about 50 MHz. This consideration is crucial when technology is to be chosen. The shaping time for such a high rate must be very short. Consequently, the preamplifier series input noise is dominant with regard to parallel noise. Thus, it is advantageous to use a bipolar transistor, rather than a JFET at the preamplifier input, since the former has a higher g_m to I_C (bias current) ratio. For the required values of the detector capacitance C_D (100-200 pF) in SSC/LHC experiments [2], a high g_m to C_D ratio is needed to obtain a suitable bandwidth. Furthermore, a preamplifier employing bipolar transistors allows the use of high-speed monolithic technology, which needs a minimum occupied area.

Since the energy range deposited in silicon detectors varies from about 0.1 up to about 500 MeV, the dynamic range of preamplifier output must also be large, so that linearity and speed characteristics are being maintained at both small and large signals. The new process in mixed technology bipolar-CMOS, called HF2CMOS, is able to satisfy the required specifications as a result of the very small dimensions of the integrated transistors and the low parasitic capacitance inside the monolithic chips.

3. Technology

The current availability of mixed technology combining very-high-speed bipolar transistors with 2 μ m CMOS, enables the design of a high-speed, very-highslew-rate, monolithic charge-sensitive preamplifier. By using this technology, namely HF2CMOS, it is possible to implement on the same silicon chip both bipolar transistor (npn, lateral pnp, vertical pnp, isolated collec-



Fig. 1. Transistor cross section of the process HF2CMOS.

Table 1 Main features of the basic components of the charge-sensitive preamplifiers

V _{CEO} h _{FE} f _T	Bipolar (npn)		p-CHA.MOS	n-CHA.MOS
	15 V 100 typ ≥ 4 GHz	<i>BV</i> _{dss} KL	15 V 20 μA/V ²	15 V 60 μA/V ²

tor vertical pnp) and CMOS devices, well suited for both analog and digital applications.

The compactness due to the reduced space occupied by the basic structures and to a triple interconnecting level (two metal layers with planarized interlevel dielectric in addition to a polysilicon layer) permits the implementation of extremely complex systems, including high-precision analog circuits and a large number of logic functions (3000 MOS transistors/mm²).

The CMOS is a p-well on an n epitaxy process with silicon gate and a minimum channel length of 2 μ m, as shown in fig. 1, where a p-channel and an n-channel transistor can be seen. The p-channel transistor is built directly on the epitaxial layer, while the n-channel device is realized on a p-well diffusion which is common to the top-bottom isolation step. In the same picture the classical npn bipolar transistor is also presented. In fig. 1, the deep n⁺ collector diffusion, and the p base and n⁺ emitter steps are shown.

The main features of the basic components used to realize the charge-sensitive preamplifier are presented in table 1. The values of $f_{\rm T}$ as a function of $I_{\rm C}$ for an npn transistor are shown in fig. 2.

In the design of the charge preamplifier a p-type element is necessary for the purpose of level shifting: in a classical bipolar technology either a lateral pnp or an isolated collector vertical pnp transistor could be used. They are shown in figs. 3 and 4, respectively. The p^+



emitter of the lateral pnp transistor is surrounded by p⁺ collector diffusion, both of them are placed in an n epitaxial layer: the current flows laterally on the surface of the devices from the emitter to the collector. The gain and frequency performance are usually very poor and such a device cannot be used in high-speed applications.

Vertical pnp transistors cannot be used as level shifter, since its collector is directly connected to the substrate, the negative supply voltage.

The isolated collector vertical pnp is implemented as the complementary device of the npn one. The current flows vertically from the emitter to the collector and the collector is isolated from the substrate, from a deep n^+ ring. In order to avoid breakdown phenomena, such a ring has to be tied to the p^+ collector, thus creating large parasitic capacitance between the collector and the substrate. This prevents employing such devices in high-slew-rate applications.



Fig. 3. Cross section of a lateral pnp transistor of the process HF2CMOS.



Fig. 4. Cross section of an isolated collector vertical pnp transistor of the process HF2CMOS.

To avoid speed problems, a p-channel MOS transistor was chosen to be used as level shifter. The purpose of using the selected 5 μ m channel length is to increase the voltage performance of the devices and to avoid short-channel effects.

To design a radiation-hard device for the new generation of hadronic colliders, bipolar npn and pnp, and p-channel and n-channel MOS transistors have been irradiated with a neutron dose. The neutrons, in those experiments, are generated during the hadronic shower development by the nuclear breakup. In the region of shower maximum the expected fluences/cm², in one year of machine operation, vary from about 10^{11} n/cm² in the hadronic calorimeter section surrounding the interaction point up to about 10^{13} n/cm² in the section below 5° from the beam direction. Neutrons are expected to be one of the main sources of radiation damage for the electronics.

The dose of the first irradiation of the bipolar and MOS transistors under investigation was 0.4×10^{12} n/cm². The neutron source is ²⁵²Cf with an average energy of about 1 MeV.

The characteristics of such devices (available as kit parts), performed before and after the irradiation, have not shown any deterioration of the performance of npn and MOS transistors.

The performances of pnp transistors, which were not supposed to be used for this application, degraded considerably after that irradiation.

Further investigation to neutron-fluences/cm² up to about 10^{13} n/cm² will be carried out in order to establish the limitation of this kind of technology.

4. Dynamic performances

In fig. 5, the circuit diagram of the charge-sensitive preamplifier using a bipolar input device is shown. For small signals and low power consumption, high speed can be achieved if the transistors obtain large values of their transition angular frequency ω_T at low standing current, a characteristic that depends on the technology employed.

The frequency ω_T is given by

$$\omega_{\rm T} = g_{\rm m}/C_{\rm B},\tag{1}$$

where $g_{\rm m} = I_{\rm C}/V_{\rm T}$, $(V_{\rm T} = kT/q)$, where k is the Boltzmann constant), $I_{\rm C}$ being the biasing current and $C_{\rm B}$ the transistor input capacitance. Thus $\omega_{\rm T}$ is dependent on the transistor dimension through the capacitance $C_{\rm B}$. The above-mentioned condition is satisfied by the HF2CMOS process (fig. 2).

To obtain the same speed for large signals, another variable has to be taken into account. When the signal, generated by the Si detector, is such that the preampli-



Fig. 5. Charge-sensitive preamplifier using a bipolar input npn transistor and MOS transistor as level shifter element.

fier output voltage has a large positive swing, due to the buffer action of Q_3 at node A, the same voltage swing appears across C_P . The maximum rate of change of the potential V_A will take place when Q_1 is cut off, causing all the current I_1 to be carried by Q_2 on C_P , that is the preamplifier compensation capacitor, linearly charging it:

$$V_{\rm A} = \frac{I_1 - I_2}{C_{\rm P}}t,$$
 (2)

where I_2 is the biasing current of Q_2 and Q_4 . The total transition time is

$$t_{\rm M} = \frac{C_{\rm P}}{I_1 - I_2} V_{\rm AM}; \tag{3}$$

where V_{AM} is the final output voltage change, and the quantity

$$\frac{I_1 - I_2}{C_P} \tag{4}$$

is the slew rate, measured in $V/\mu s$ [9].

Then, the current consumption is tied to the C_P capacitance value, if there are constraints on the t_M length.

If the integrated process employs very-high-speed transistors, like in our case, C_P needs a negligible value and is mainly given by the parasitic capacitances, both at the current generator Q_4 and Q_2 outputs. The aim of the circuit design was its minimization. In the adopted solution in fig. 5, the current generator Q_4 has a low parasitic collector capacitance; while Q_2 is a MOS transistor, which, besides having a low drain capacitance, has not shown radiation damage like the pnp bipolar counterpart.

A test pattern, namely a first integrated circuit version of the circuit in fig. 5, has been realized (the monolithic layout is shown in fig. 6).

With 3 mA standing current for Q_1 the measured slew rate is larger than 750 V/µs, while, when the preamplifier input capacitance is 150 pF (simulating the actual Si-detector impedance for a SSC/LHC experiment), the slew rate becomes 700 V/µs (\approx 7 ns rise time for 5 V output voltage swing); thus the high speed required by the high rate of the incoming events is well satisfied.

Transistor Q_1 (fig. 5) works at a standing current of 3 mA, while transistors Q_2 , Q_3 , Q_4 , and the bias networks V_1 and V_2 consume less than 400 μ A. The minimum supply voltage of the whole preamplifier is the sum of the potential across resistor R_1 , that is about 3 V, of the 2 V minimum V_{DS} MOS voltage working point, and of the output voltage over V_{EE} negative supply that, as will be seen later, must be 3 V. Thus,

$$(V_{\rm CC} + |V_{\rm EE}|)_{\rm MIN} = 8 \text{ V}.$$

If we call V_{OM} the maximum expected positive output voltage swing, the total power dissipation of the preamplifier becomes ($I_{TOT} = 3.4$ mA)

$$P = I_{\text{TOT}} \times 8 \text{ V} + I_{\text{TOT}} V_{\text{OM}}$$

= 27.2 mW + $I_{\text{TOT}} V_{\text{OM}}$. (5)



Fig. 6. Photograph of the monolithic layout of the charge-sensitive preamplifier shown in fig. 5.

If V_{OM} is about 5 V we get P = 44.2 mW,which is low enough for our purpose.

5. Preamplifier noise performance

5.1. Noise sources of the preamplifier

Fig. 7 shows the noise sources playing the main role in the noise analysis [10,11]:

 $\overline{i_{\rm f}^2} = \frac{4kT}{R_{\rm f}}$ thermal feedback resistance noise, $\overline{e_{BB'}^2} = 4kTR_{BB'}$ Q1 base spreading resistance thermal noise. $\overline{e_{\rm T}^2} = \frac{4kT \times 0.5}{g_{\rm m}}$ collector shot noise referred to the input, $\overline{i_{\rm B}^2} = 2qI_{\rm B}$

input current shot noise,

$$\overline{e_{M}^{2}} = \frac{A_{f}}{\left(g_{m}R_{1}\right)^{2}} \frac{1}{f} \quad 1/f \text{ MOS noise referred to the input.}$$

For Q_1 with a low $R_{BB'}$ of about 5 Ω , where $R_1 = 1$ $k\Omega$ and $I_{C} = 3$ mA, the corner frequency (i.e. the frequency where 1/f noise equals the white noise) becomes

$$f_{\rm c} = \frac{A_{\rm f}}{\left(R_{\rm l}g_{\rm m}\right)^2} \frac{1}{\left(\overline{e_{\rm T}^2} + \overline{e_{\rm BB'}^2}\right)} \approx 4.9 \,\rm kHz,$$

where the measured A_f coefficient is about 10^{-11} V² for the employed MOS. Therefore, since 1/f noise is independent of the shaping time τ_M , if we have [12]:

 $\tau_{\rm M} \ll 1/(2\pi f_{\rm c}) \approx 30 \ \mu {\rm s},$

it is possible to neglect the 1/f MOS noise contribution. Since the experiment requires $\tau_{\rm M} \approx 20$ ns we can get for the equivalent noise charge (ENC) [13]:

ENC(e)

$$= \frac{1}{q} \left\{ \frac{\alpha_{1}}{\tau_{M}} \left[(C_{D} + C_{f} + C_{B})^{2} \overline{e_{T}^{2}} + (C_{D} + C_{f})^{2} \overline{e_{BB'}^{2}} \right] + \alpha_{2} \tau_{M} \left(\overline{i_{B}^{2}} + \overline{i_{f}^{2}} \right) \right\}^{1/2}, \qquad (6)$$

where α_1 and α_2 are constants depending upon the shaper employed.



Fig. 7. The main noise sources of the signal acquisition chain.



Fig. 8. Measured ENC(e) as a function of the input capacitance with an RC-CR shaper with 100 ns peaking time.

In eq. (6) the series noise contribution is inversely proportional to the shaping time $\tau_{\rm M}$ and the parallel noise is proportional to $\tau_{\rm M}$. With the value of $\tau_{\rm M}$ in the range of our requirements, the high parallel noise of a bipolar transitor becomes less important, so the advantage in the use of this kind of device with respect to the JFET lies in the lower input series thermal noise e_T^2 due to the higher g_m/I_{BIAS} ratio [14]:

$$\frac{g_{\text{mnpn}}}{I_{\text{BIAS}}} = \frac{q}{kT} = \frac{1}{26 \text{ mV}} \approx 40 \text{ V}^{-1} \text{ in bipolar,}$$

$$\frac{g_{\text{mFET}}}{I_{\text{BIAS}}} = \frac{3}{V_{\text{P}}} \approx \frac{3}{1 \text{ V}} = 3 \text{ V}^{-1} \text{ in JFFT.}$$
(7)

This permits a lower power dissipation of the input devices to obtain the matching to the large detector capacitive impedance C_D with npn bipolar than with JFET [15].

Nevertheless, in bipolar transistors the base spreading resistance $R_{BB'}$ is a further source of series noise that cannot be neglected. In fact, the next improvements in the design of the test pattern (realized in order to check the dynamic performance of the process) will be devoted to minimize $R_{BB'}$ of the preamplifier npn input transistor, which now has a 110 μ m² area, namely a three times larger area than the minimum possible to realize with this technology (A_{\min}) . The value of the base spreading resistance was measured in an indirect way, by means of noise measurements performed with the preamplifier.

In eq. (6) one expects a linear ENC dependence on $C_{\rm D}$ (at high values):

$$\text{ENC}(e) \approx \frac{1}{q} \sqrt{\frac{\alpha_1}{\tau_{\mathsf{M}}}} \sqrt{\left(\overline{e_{\mathsf{T}}^2 + \overline{e_{\mathsf{BB}'}^2}}\right)} \left(C_{\mathsf{C}} + C_{\mathsf{f}}\right), \quad C_{\mathsf{D}} \gg 0,$$
(8)

where $C_{\rm B}$ was neglected, being less than 1 pF.

Fig. 8 shows the experimental results. An RC-CR shaping time $\tau_{\rm M} = 100$ ns was used ($\alpha_1 = \alpha_2 = \exp(2)/8$). Hence, for eq. (8) and the angular coefficient of the linear part of the curve, $R_{\rm BB'} \approx 370 \ \Omega$. The result is in good agreement with the ST-SPICE program simulation, predicting a weak dependence of $R_{\rm BB'}$ on the bias current. For $C_{\rm D} = 150$ pF, $\tau_{\rm M} = 20$ ns (equivalent to the expected electronics operating conditions), $C_{\rm f} = 10$ pF and $R_{\rm f} = 100 \ k\Omega$, the measured ENC is about 17 ke_{RMS}. This result is in agreement with the predicted value of the series noise generated by the above $R_{\rm BB'}$.

5.2. Design improvements and shaper

The preamplifier series noise can be improved, if the value of $R_{BB'}$ is reduced. This can be done by increasing the transistor area. In discrete devices, the value of $R_{BB'}$ decreases when more transistors are connected in parallel [16], which is equivalent to a larger-area transistor in integrated devices.

The preamplifier input transistor is three times larger than the A_{\min} . Thus, the estimated $R_{BB'}$ of an A_{\min} is about 1100 Ω . It is possible to decrease $R_{BB'}$ by using an input transistor N times larger than the A_{\min} , with $N \gg 1$. The value of N is limited by the power dissipation (less than 45 mW). Every A_{\min} will work with a standing current I_C/N . If I_C has to be kept constant, the largest number N is such that (at the standing current per A_{\min}) the transistor f_T is still adequate for the speed requirements. In fig. 2, it can be seen that at 20 μA , $f_T \approx 850$ MHz, suitable for our purpose. Thus we get

$$N_{\rm max} \approx \frac{I_{\rm C}}{20 \ \mu \rm{A}} = \frac{3 \ \rm{mA}}{20 \ \mu \rm{A}} = 150.$$

For $I_c = 20 \ \mu$ A for each A_{\min} we can evaluate C_B . In bipolar transistors the C_B value is linearly dependent on the collector current up to the maximum in the f_T-I_C plot [17]. From fig. 2 ($f_T - I_C$), eq. (1) and ST-SPICE simulation we can get from the low I_C region $C_{B\min} \approx 128 \ \text{fF}$ at $20 \ \mu\text{A}$,



Fig. 9. The monolithic acquisition chain. The second stage A_2 is able to drive a coaxial cable terminated at its ending points. Shaping of the signal with an RC-CR filter is also realized. The diagram to be integrated on a single chip.

where $C_{B \min}$ represents the A_{\min} input capacitance. With these assumptions, eq. (6) becomes

$$ENC(e) = \frac{1}{q} \left\{ \frac{\alpha_1}{\tau_M} \left[\left(C_D + C_f + N C_{BMA} \right)^2 \frac{4kTV_T}{2NI_{Cmin}} + \left(C_D + C_f \right)^2 \frac{4kTR_{BB'min}}{N} \right] + \alpha_2 \tau_M \left(\frac{2qI_{Cmin}N}{h_{Fe}} + \frac{4kT}{R_f} \right) \right\}^{1/2}.$$
 (9)

By differentiating eq. (9) with respect to N, the optimum value, N_{opt} , is

$$N_{\rm opt} = \left[\frac{\frac{\alpha_1}{\tau_{\rm M}} (C_{\rm D} + C_{\rm f})^2 (\overline{e_{\rm Tmin}^2} + \overline{e_{\rm Bmin}^2})}{\alpha_2 \tau_{\rm M} \overline{i_{\rm Bmin}^2} + \frac{\alpha_1}{\tau_{\rm M}} \overline{e_{\rm Tmin}^2} C_{\rm Bmin}^2} \right]^{1/2}.$$
 (10)

For $C_D \approx 150$ pF, $C_t = 10$ pF, $\tau_M = 20$ ns and $\alpha_1 = \alpha_2$ (RC-CR shaping), $N_{opt} \approx 170$. Thus the value of N_{opt} is only about 12% larger than that of N_{max} and the expected ENC for N_{max} is about 4.1 ke_{RMS}. For a triangular shaper with the same peaking time we expect about 3.6 ke_{RMS}, which is approximably 13% better than an RC-CR shaper. Nevertheless, the latter one is easier to implement on the integrated chip of the preamplifier.

Since more than one preamplifier can be realized on the same integrated chip, the biasing network is common to all the preamplifiers, giving a saving in area occupied and in current consumption.

The acquisition system is expected to be located remote from the preamplifier. Hence, the preamplifier output signal must be carried on a line, terminated at its ending points. A second stage, acting as a buffer, able to drive the line, has to be implemented on the same preamplifier chip. A very useful solution consists in having the signal shaping done by the second stage (fig. 9).

If Q_i is the charge delivered from the detector, the network output signal of fig. 9 becomes in the frequency domain $(S = j\omega)$:

$$V_{0}(S) = -\frac{R_{C}}{R_{A}} \frac{SC_{B}R_{B}}{(1 + SC_{B}R_{B})(1 + SC_{C}R_{C})} \frac{Q_{i}}{SC_{i}}.$$
(11)

The inverting action of the transistor Q_A is such that the signal polarity of preamplifiers A_1 and A_2 is equal, hence the A_2 work conditions are equal to that of the A_1 preamplifier so its schematic circuit is similar to the one seen before. Dynamic considerations at the Q_A collector and emitter signals require $R_A \gg R_B$. By setting $R_A = 10R_B$ and $\tau_M = C_B R_B = C_C R_C$, we get

$$V_0(S) = -\frac{R_C}{R_A} \frac{S\tau_M}{(1+S\tau_M)^2} \frac{Q_i}{SC_f}.$$
 (12)

An RC-CR shaper and preamplifier are thus realized on the same integrated chip.



Fig. 10. Schematic diagram of the driver amplifier. The output stage is a Darlington configuration able to drive a 50 Ω coaxial cable terminated at its ending points.

By defining $\tau_{\rm M}$ and $R_{\rm A}$, $C_{\rm B}$ and $R_{\rm B}$ are determined. Hence, a degree of freedom is left for the values of $C_{\rm C}$ and $R_{\rm C}$. At the peaking time $\tau_{\rm M}$, we expect that the maximum value of V_0 , from eq. (12), is

$$V_0(\tau_{\rm M}) = \frac{R_{\rm C}}{R_{\rm A}} \exp(-1) \frac{Q_i}{C_{\rm f}}.$$
 (13)

For $R_{\rm C} = \exp(1)R_{\rm A}$, we get

$$C_{\rm B} = \frac{10\tau_{\rm M}}{R_{\rm A}}, \quad R_{\rm B} = \frac{R_{\rm A}}{10},$$
$$C_{\rm C} = \frac{\tau_{\rm M}}{\exp(1)R_{\rm A}}, \quad R_{\rm C} = \exp(1)R_{\rm A}.$$

With $R_A = 20 \text{ k}\Omega$ (if $V_A - V_{EE} \approx 3 \text{ V}$ the Q_A standing current is about 150 μ A), one obtains $C_{\rm B} = 10$ pF and $C_{\rm C} = 0.37$ pF if $\tau_{\rm M} = 20$ ns. These low capacitance values can have a monolithic implementation. The condition $C_{\rm B}R_{\rm B} = C_{\rm C}R_{\rm C}$ reaches a 1% accuracy, while the $\tau_{\rm M}$ value attains 40% uncertainty (the peaking time is at $\tau_{\rm M}$, but the maximum value of V_0 is independent of the $\tau_{\rm M}$ value, see eq. (13)).

The network in fig. 9 can be implemented on a single monolithic chip. The components R_f , C_f have to be external to the integrated chip in order to get an accurate overall gain.

The buffer amplifier A_2 is shown in fig. 10. The transistor Q1 does not need a large area since the second stage noise does not degrade the resolution. The output stage is a Darlington configuration, able to drive 50 Ω coaxial cable terminated at its ending point.

The preamplifiers response to the detector signal is

$$V_0(S) = \exp(1) \frac{S\tau_M}{(1 + S\tau_M)^2} \frac{1}{SC_t} Q_i,$$
$$V_{0 \text{ MAX}}(t = \tau_M) = \frac{1}{C_t} Q_i.$$

As already mentioned, the amplifier can drive a 50 Ω coaxial cable to carry the signal far from the calorimeter, in the acquisition room.

6. Conclusions

A fast VLSI preamplifier using HF2CMOS technology has been realized. The preamplifier meets the requirements for silicon calorimetry application for experiments at the hadron collider SSC/LHC.

Overall power consumption is less than 45 mW for a 5 V maximum output voltage swing.

The slew rate is about 700 V/ μ s for an input capacitance of 150 pF (≈ 7 ns rise time for a 5 V output swing).

The measured value of ENC for an RC-CR shaping time of 20 ns and an input capacitance of 150 pF is 17 ke_{RMS}. A next version of the preamplifier will have an input transistor about 50 times larger than the present one. In this way, the expected ENC value will be reduced to about 4 ke_{RMS}, with similar power consumption.

Acknowledgements

The authors are indebted to A. Seidman (Tel-Aviv University) for reading the manuscript and to E. Borchi (University of Florence) for his assistance in the radiation test. We thank S. Latorre (INFN) for the essential technical support, R. Eenedet (INFN) for the help in the graphic presentation and M. Leone (SGS-THOM-SON) for the monolithic layout.

References

- [1] S. Kirkby et al., Proc. Workshop on Experiments, Detectors and Experimental Areas for the Super Collider, Berkeley, July 7-17, 1987, eds. R. Donaldson and M.G.D. Gilchriese (World Scientific, Singapore, 1988) p. 388.
- [2] C. Bertrand et al., Silicon calorimetry for the SSC, OREXP 89-0902 (8.9.89); Summary report of the Silicon Calorimetry Working group, Proc. Workshop on Calorimetry for the Superconducting Super Collider, Tuscaloosa, March 1989, to be published.
- [3] E. Borchi et al. (SICAPO collaboration), Nucl. Instr. and Meth. A279 (1989) 57.
- [4] E. Borchi et al. (SICAPO collaboration), Nucl. Instr. and Meth. A279 (1989) 277.
- [5] G. Barbiellini et al., Nucl. Instr. and Meth. A235 (1985) 55; A236 (1985) 316; A240 (1985) 289; F. Lemeilleur et al., Nucl. Instr. and Meth. A241 (1985) 600:
 - G. Ferri et al., Nucl. Instr. and Meth. A273 (1988) 123.

- [6] S. Pensotti et al., Nucl. Instr. and Meth. A270 (1988) 327;
 F. Lemeilleur et al., IEEE Trans. Nucl. Sci. NS-37 (1989) 331.
- [7] F. Lemeilleur et al. (SICAPO collaboration), Phys. Lett. B222 (1989) 518.
- [8] E. Borchi et al. (SICAPO collaboration), Phys. Lett. B222 (1989) 525.
- [9] A.B. Grebene, Bipolar and MOS Analog Integrated Circuit Design (Wiley, 1984).
- [10] F.N.H. Robinson, Electron. Eng. 42 (1969) 218.
- [11] F.M. Klaassen, IEEE Trans. Electr. Dev. ED-18 (1971) 887.

- [12] V. Radeka, Nucl. Instr. and Meth. 226 (1984) 209.
- [13] E. Gatti and P.F. Manfredi, Riv. Nuovo Cimento 9 (3) (1986).
- [14] E. Gatti and P.F. Manfredi, Nucl. Instr. and Meth. 226 (1984) 142.
- [15] D.V. Camin et al., Nucl. Instr. and Meth. A279 (1989) 195.
- [16] E. Gatti, A. Hrisoho and P.F. Manfredi, IEEE Trans. Nucl. Sci. NS-30 (1983) 319.
- [17] R.S. Muller and T.I. Kamins, Devices Electronics for Integrated Circuits (Wiley, 1977).