

# Negative charge trapping effects in Al<sub>2</sub>O<sub>3</sub> films grown by atomic layer deposition onto thermally oxidized 4H-SiC

Emanuela Schilirò<sup>1</sup>, Raffaella Lo Nigro, Patrick Fiorenza, and Fabrizio Roccaforte

Citation: *AIP Advances* **6**, 075021 (2016); doi: 10.1063/1.4960213

View online: <http://dx.doi.org/10.1063/1.4960213>

View Table of Contents: <http://aip.scitation.org/toc/adv/6/7>

Published by the [American Institute of Physics](#)

---

---

## HAVE YOU HEARD?

Employers hiring scientists and engineers trust

**PHYSICS TODAY | JOBS**

[www.physicstoday.org/jobs](http://www.physicstoday.org/jobs)



## Negative charge trapping effects in Al<sub>2</sub>O<sub>3</sub> films grown by atomic layer deposition onto thermally oxidized 4H-SiC

Emanuela Schilirò,<sup>1,2,a</sup> Raffaella Lo Nigro,<sup>1</sup> Patrick Fiorenza,<sup>1</sup> and Fabrizio Roccaforte<sup>1</sup>

<sup>1</sup>Consiglio Nazionale delle Ricerche - Istituto per la Microelettronica e Microsistemi (CNR-IMM), Strada VIII 5, Zona industriale – 95121 Catania, Italy

<sup>2</sup>Dipartimento di Scienze Chimiche, Università degli Studi di Catania, and INSTM udr Catania, viale Andrea Doria 6, 95125, Catania, Italy

(Received 12 May 2016; accepted 18 July 2016; published online 28 July 2016)

This letter reports on the negative charge trapping in Al<sub>2</sub>O<sub>3</sub> thin films grown by atomic layer deposition onto oxidized silicon carbide (4H-SiC). The films exhibited a permittivity of 8.4, a breakdown field of 9.2 MV/cm and small hysteresis under moderate bias cycles. However, severe electron trapping inside the Al<sub>2</sub>O<sub>3</sub> film ( $1 \times 10^{12} \text{ cm}^{-2}$ ) occurs upon high positive bias stress (>10V). Capacitance-voltage measurements at different temperatures and stress conditions have been used to determine an activation energy of 0.1eV. The results provide indications on the possible nature of the trapping defects and, hence, on the strategies to improve this technology for 4H-SiC devices. © 2016 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>). [<http://dx.doi.org/10.1063/1.4960213>]

The wide band gap semiconductor silicon carbide (4H-SiC) is characterized by a high critical electric field, a high electron mobility and a high thermal conductivity that make it an excellent material for a new generation of power devices, whose performances are expected to go well beyond the silicon limits.<sup>1</sup> An important advantage of SiC substrate for power devices fabrication is the possibility to form the same native oxide as in silicon (i.e., SiO<sub>2</sub>), which can be used as gate insulator in metal-oxide-semiconductor field-effect transistors (MOSFETs).<sup>2</sup> Typically, special attention is focused on post-growth thermal annealings in appropriate ambient to improve the quality of the SiO<sub>2</sub> and its interface with SiC.<sup>3</sup> However, another issue to be considered for the gate insulator in 4H-SiC MOSFETs is the capability to withstand a high electric field. In particular, in blocking configuration, the electric field in the gate insulator ( $E_{ins}$ ) is related to the electric field in the semiconductor ( $E_s$ ) by the Gauss' law,  $E_{ins} = (\kappa_s/\kappa_{ins})E_s$ , where  $\kappa_{ins}$  and  $\kappa_s$  are the insulator and semiconductor permittivity values. Hence, considering the permittivity values of 4H-SiC and SiO<sub>2</sub> (9.7 and 3.9, respectively), the electric field in the gate oxide of a 4H-SiC MOSFET is typically a factor of 2.5 higher than in the 4H-SiC drift layer.<sup>4</sup> Consequently, in order to fully exploit the high electric field strength of the 4H-SiC (3MV/cm), the electric field in the SiO<sub>2</sub> gate oxide would approach the breakdown value, thus compromising the overall device reliability. In this context, high permittivity (high- $\kappa$ ) insulators could allow to overcome this limitation, enabling a better redistribution of the electric field between insulator and SiC and guaranteeing safer operation conditions for the insulator in high voltage applications.

Aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) can be an appropriate candidate as gate insulator for SiC, due to its high dielectric constant ( $\kappa \sim 9$ ), good thermal stability, relatively large band gap ( $\sim 9 \text{ eV}$ ) and high critical electric field (10 MV/cm).<sup>5</sup> As a matter of fact, in the last decade, Al<sub>2</sub>O<sub>3</sub> thin films have been already proposed as an alternative insulator to SiO<sub>2</sub> for SiC<sup>6,7</sup> and several methods have been used for their fabrication. Among them the Atomic Layer Deposition (ALD) technique is one of the more appealing because it provides a *layer-by-layer* growth, allowing an accurate control of the interfaces

<sup>a</sup>corresponding author: [emanuela.schiliro@imm.cnr.it](mailto:emanuela.schiliro@imm.cnr.it)

and conformal coverage.<sup>8</sup> Owing to these properties, high- $\kappa$  Al<sub>2</sub>O<sub>3</sub> films deposited by ALD could be interesting for the next generation of 4H-SiC trench MOSFETs operating at high voltage.<sup>4</sup>

In regards to the physical and applicative issues, a common literature finding<sup>9</sup> has been the high leakage current attributed to a theoretical Al<sub>2</sub>O<sub>3</sub>/4H-SiC band offset value ( $\Delta E_C = 1.5$ - $1.7$  eV<sup>10,11</sup>), lower with respect to that of the SiO<sub>2</sub>/4H-SiC system ( $\Delta E_C = 2.7$  eV).<sup>12,13</sup> The experimental Al<sub>2</sub>O<sub>3</sub>/4H-SiC band offset value is typically even lower ( $\Delta E_C \sim 2$ eV<sup>5,14-16</sup>). For those reasons, some reports suggested the introduction of a thin thermally grown SiO<sub>2</sub> interfacial layer, in order to increase the conduction/valence band offset between the insulator and the SiC substrate.<sup>9,17</sup> In addition, large hysteresis and deviations of the flat-band voltage ( $V_{FB}$ ) in the capacitance-voltage (C-V) curves of MOS capacitors with respect to the ideal ones have been observed, due to significant charge trapping phenomena in the oxide and at the interfaces.<sup>6,9,18</sup>

In this context, although Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> stacks have been already used as gate dielectrics to demonstrate high channel mobility MOSFETs,<sup>19,20</sup> a better understanding of the trapping phenomena in Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/SiC systems remains an open issue to define the strategy for a future implementation of this technology.

In this paper, the charge trapping effects in Al<sub>2</sub>O<sub>3</sub> thin films grown by plasma enhanced atomic layer deposition (PEALD) onto thermally oxidized 4H-SiC substrates were investigated.

N-type 4° off-axis (0001) oriented 4H-SiC substrates were used for the devices fabrication. Prior to SiO<sub>2</sub> thermal growth, the 4H-SiC wafers were treated with piranha solution (H<sub>2</sub>SO<sub>4</sub>:H<sub>2</sub>O<sub>2</sub> = 1:3 for 10 min) to remove eventual carbon contaminations and with diluted hydrofluoric acid (H<sub>2</sub>O:HF = 10:1 for 5 min) to remove the sacrificial oxide. After these cleaning treatments, the 4H-SiC substrates were subjected to a controlled dry oxidation process at 1150°C in dry O<sub>2</sub>-atmosphere to growth 5 nm of SiO<sub>2</sub> layer.<sup>21</sup> Al<sub>2</sub>O<sub>3</sub> films were deposited at 250°C by a PE-ALD LL reactor from SENTECH Instruments GmbH, using trimethylaluminum (TMA) as aluminum precursor and O<sub>2</sub>-plasma as oxygen source. TMA was delivered from the bubbler to the reactor chamber with N<sub>2</sub> carrier gas at a flow rate of 40 sccm. The O<sub>2</sub>-plasma was generated by capacitively coupled source, with a 13.56 MHz RF-generator and a power of 200W. For plasma run, a 150 sccm O<sub>2</sub> flow was released into the plasma source in order to generate more reactive species, namely, oxygen radicals. During the ALD cycle, the TMA and O<sub>2</sub>-plasma pulse times of were 0.06 s and 1 s, respectively, and after each precursor pulse, the deposition chamber was purged with 40 sccm N<sub>2</sub> for 2 s, to remove unreacted precursors.<sup>22,23</sup>

The microstructural characterization of Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/4H-SiC stacks was performed by Transmission Electron Microscopy (TEM) using a FEG-TEM JEOL 2010F microscope. Atomic Force Microscopy (AFM) was used for a check of the surface roughness of the grown films.

Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/4H-SiC MIS capacitors with sputtered Ni electrodes were fabricated for the electrical characterization. Capacitance- and current-voltage measurements (C-V, I-V) were performed on the capacitors to evaluate the insulator properties and the interface quality, considering also the effect of bias stress cycles. In particular, the amount of interface traps were estimated using frequency dependent parallel conductance measurements ( $G_p/\omega$  vs  $\omega$ ). Furthermore, the maximum amount of negative charge trapped until the dielectric breakdown was estimated using C-V measurements under positive bias stress. From C-V measurements performed at different temperatures (25-125°C) and positive bias stress conditions (up to 28V), an activation energy for the electron traps could be estimated. These measurements were performed using a Microtech Cascade probe station equipped with a Keysight B1505 parameter analyzer.

Fig. 1 shows the cross section TEM micrograph of the Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/4H-SiC sample. As can be seen, the interfacial SiO<sub>2</sub> (5 nm thick) layer is clearly visible, while the total Al<sub>2</sub>O<sub>3</sub> film thickness is 30nm. According to ellipsometric measurements the films exhibit very good thickness homogeneity, with a lack of uniformity of less than  $\pm 0.9\%$ . Moreover, the TEM analysis showed the amorphous nature and the good adhesion of the Al<sub>2</sub>O<sub>3</sub> film (i.e., no voids have been detected at the interfaces with 4H-SiC and SiO<sub>2</sub>). It is worth mentioning that in spite of the initial amorphous nature of the deposited film, a crystallization process of the Al<sub>2</sub>O<sub>3</sub> can locally occur under electron beam irradiation during TEM analyses, as already reported in literature.<sup>24</sup> The surface roughness (RMS) of the deposited film was 0.56 nm, as determined by AFM analysis.




FIG. 1. Cross section TEM micrograph of the  $\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$  sample.

Initially, the electrical characterization of the system has been carried out by C-V analysis on the MIS capacitors, under the application of moderate bias cycles. In particular, C-V hysteresis curves (shown in Fig. 2(a)) have been acquired by sweeping the bias from -1V to +6V and backwards, i.e., keeping the oxide electric field below 2 MV/cm. The first C-V curve acquired on a “fresh” device sweeping the bias from depletion to accumulation exhibits an experimental flat band voltage value of  $V_{\text{FB}} = 2.8$  V, which is positively shifted with respect to the theoretical one ( $V_{\text{FBth}} = +1.28$  V) calculated considering the work-function of the Ni gate electrode. From this shift, an effective negative fixed charge  $N_{\text{eff}} \sim 1.4 \times 10^{11} \text{ cm}^{-2}$  was determined. Moreover, a permittivity value of  $\epsilon \sim 8.4$  for the bare  $\text{Al}_2\text{O}_3$  film has been calculated from the value of the accumulation capacitance, taking into account the presence of the 5 nm  $\text{SiO}_2$  interfacial layer. In Fig. 2(a) a positive shift of the second C-V curve acquired sweeping the bias backwards (from the accumulation to the inversion) with respect to the first one acquired in the forwards sweep (from the inversion to the accumulation) is observed. This behavior is an indication of the presence of oxide trapping states ( $N_{\text{ot}}$ ) which can be filled under operation of the capacitor, producing a shift of the experimental flat band voltage ( $V_{\text{FB}}$ ) during the C-V hysteresis measurement. These trapping states can be regarded as “slow states” as they are detected during the C-V measurements performed on a time scale in the order of hundred seconds. The density of these slow oxide traps ( $N_{\text{ot}}$ ) could be quantified using the common relation<sup>25</sup>:

$$N_{\text{ot}} = (\Delta V_{\text{FB}} \times C_{\text{ox}}) / q, \quad (1)$$

where  $q$  is the electron charge,  $C_{\text{ox}}$  is the accumulation capacitance and  $\Delta V_{\text{FB}}$  is the shift between the forward and backwards C-V curve. From Eq. (1) a density of the trapping states  $N_{\text{ot}} = 4 \times 10^{10} \text{ cm}^{-2}$  was estimated.

Clearly, faster states located at the insulator/SiC interface cannot be extracted by the C-V hysteresis curves. The density of interface states ( $D_{\text{it}}$ ) has been evaluated using the conductance method (in the 1kHz-1MHz range) and their energy distribution with respect to the conduction band edge is reported in Fig. 2(b). As can clearly be seen in Fig. 2(b), in the energy range between 0.2 and 0.6 eV below the 4H-SiC conduction band, the values of  $D_{\text{it}}$  decrease of a factor of four, i.e., going from  $4 \times 10^{12}$  and  $1 \times 10^{12} \text{ cm}^{-2}\text{eV}^{-1}$  respectively. These values are in good agreement with the typical results that can be obtained for  $\text{SiO}_2/\text{SiC}$  interfaces.<sup>26</sup>

In order to get further information on the mechanisms of charge trapping in the states inside the insulating stack, the C-V curves on  $\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$  MIS capacitors were acquired performing




FIG. 2. (a) C-V hysteresis curves acquired on  $\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$  capacitors sweeping the bias from inversion ( $-1\text{V}$ ) to accumulation ( $+6\text{V}$ ) and backwards; (b) Interface state density  $D_{it}$  as a function of the energy with respect to the conduction band edge of 4H-SiC ( $E_C - E_t$ ).

sequential bias sweeps from the inversion ( $V_G = -1\text{V}$ ) to the accumulation, increasing the value of the final positive accumulation bias stress. In this way, under the application of an increasing electric field, electrons can be injected from the semiconductor into the insulator. Fig. 3(a) shows the C-V curves after each positive bias stress. From the progressive positive flat band voltage  $V_{FB}$  shift of the C-V curves it can be deduced that the injected negative charges (electrons) are accumulated inside the  $\text{Al}_2\text{O}_3$  film, and their amount increases with increasing the positive bias stress. Fig. 3(b) reports the values of the negative trapped charges density, extracted from the shift of the C-V curves (Fig. 3(a)), as a function of the positive gate bias stress. Evidently, while a moderate charge trapping effect is occurring for positive bias stress values lower than  $+10\text{V}$ , a severe increase of the trapping phenomena takes place at higher bias stress, thus indicating the onset of the dielectric degradation, which ultimately leads to the dielectric breakdown (BD). In particular, a maximum positive bias stress of  $+26\text{V}$  can be applied, corresponding to a negative trapped charge density of  $1 \times 10^{12} \text{cm}^{-2}$ . Beyond this bias stress (e.g., at  $28\text{V}$ ) the BD of the insulating film is observed. This situation is clearly visible in Fig. 3(c), which shows the current flowing through the MIS capacitor as a function of the electric field up to the BD. As can be seen between  $+6.2\text{MV/cm}$  and  $+9.2\text{MV/cm}$  the current exceeds the ground level due to the electrons injection from the bottom of the conduction band of the semiconductor through the insulating stack; then the abrupt increase of the current when the




FIG. 3. (a) C-V curves acquired on  $\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$  capacitors sweeping the bias from inversion to accumulation, for different values of the final positive bias stress; (b) Density of trapped charge  $N_{\text{trap}}$  as a function of the positive bias stress, determined from the shift of the flat band voltage of the C-V curves with respect to the initial value; (c) Gate current as a function of the electric field acquired on a  $\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$  capacitor, up to the breakdown.

dielectric BD occurs is visible. This last point corresponds to a critical electric field of  $\sim 9.2$  MV/cm, i.e., close to the theoretical dielectric strength of the  $\text{Al}_2\text{O}_3$  (10 MV/cm).

Further physical information on the nature of the trapping states present in the insulating stack could be obtained by an analysis of the C-V hysteresis curves at different temperatures. Fig. 4(a) shows the C-V curve acquired from depletion to accumulation and the curves acquired backwards from accumulation to depletion at different temperatures. Interestingly, the shift of the flat band




FIG. 4. (a) C-V hysteresis curves acquired on  $\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$  capacitors sweeping the bias from inversion ( $-1\text{V}$ ) to accumulation ( $+9\text{V}$ ) and backwards at different temperatures; (b) Arrhenius plot of the trapped charge density determined from the C-V curves in (a).

voltage, already described in Fig. 3(a), increases upon increasing the temperature. This latter suggests the occurrence of a thermally activated charge trapping process. Hence, in Fig. 4(b) the trap density, determined from the flat band voltage shift measured at each temperature, is reported in a semilog scale as a function of the reverse of the temperature. Evidently, the experimental data follows an Arrhenius dependence, as they can be well fitted by a linear relation. From the linear fit of the Arrhenius plot data, an activation energy of 0.1eV could be determined. Clearly, *ab initio* simulations would be required to associate our experimental activation energy to some specific defect of the material justifying the negative charge trapping. However, according to theoretical calculations reported in literature, point defects (e.g., oxygen vacancies) that act as electron trapping.<sup>27</sup> Moreover, also contaminants and residual carbon-related defects (which in our case can come from the ALD process or sample cleaning) have been demonstrated to act as electron traps in the  $\text{Al}_2\text{O}_3$ .<sup>28</sup>

In summary, in this letter the electrical properties of  $\text{Al}_2\text{O}_3$  films grown by PEALD on thermally oxidized 4H-SiC have been investigated. The films exhibited high values of the permittivity (8.4) and breakdown strength (9.2MV/cm). Nevertheless, significant charge trapping phenomena take place upon positive bias stress ( $>10\text{V}$ ), due to electron injection in the  $\text{Al}_2\text{O}_3$  film. Electrical measurements at different temperatures and stress conditions allowed to determine the activation energy for this process (0.1 eV), which can be associated to the presence of points defects in  $\text{Al}_2\text{O}_3$  (e.g., oxygen vacancies or carbon-related impurities). These results represent a step forward in the

comprehension of the trapping phenomena in Al<sub>2</sub>O<sub>3</sub> films for 4H-SiC devices. In particular, these findings suggest to provide additional in oxygen-rich conditions (e.g., during ALD growth or post annealing treatments) as the main strategy to improve the properties of the Al<sub>2</sub>O<sub>3</sub> films.

The authors would like to thank S. Di Franco and C. Bongiorno for their technical support during device processing and TEM analysis. Moreover, STMicroelectronics of Catania is acknowledged for the partial financial support under the research contract CDR.ST.CNR-IMM.06.03.2014.007 D.B. Leg. Dept. n.7153.

- <sup>1</sup> T. Kimoto, *Jap. J. Appl. Phys.* **54**, 040103 (2015).
- <sup>2</sup> G. Liu, B. R. Tuttle, and S. Dhar, *Appl. Phys. Rev.* **2**, 021307 (2015).
- <sup>3</sup> F. Roccaforte, P. Fiorenza, G. Greco, M. Vivona, R. Lo Nigro, F. Giannazzo, A. Patti, and M. Saggio, *Appl. Surf. Sci.* **301**, 9 (2014).
- <sup>4</sup> B. J. Baliga, *Silicon Carbide Power Devices* (World Scientific Publishing Co. Pte. Ltd, Singapore, 2005).
- <sup>5</sup> F. Zhang, G. Sun, L. Zheng, S. Liu, B. Liu, L. Dong, L. Wang, W. Zhao, X. Liu, G. Yan, L. Tian, and Y. Zen, *J. Appl. Phys.* **113**, 044112 (2013).
- <sup>6</sup> M. Avicé, U. Grossner, I. Pintilie, B. G. Svensson, M. Servidori, R. Nipoti, O. Nilsen, and H. Fjellvåg, *J. Appl. Phys.* **102**, 054513 (2007).
- <sup>7</sup> H. Moriya, S. Hino, N. Miura, T. Oomori, and E. Tokumitsu, *Mater. Sci. Forum.* **615-617**, 777 (2009).
- <sup>8</sup> R. Foest, M. Schmidt, and H. Gargouri, *Eur. Phys. J. D* **68**, 23 (2014).
- <sup>9</sup> K. Y. Cheong, J. H. Moon, D. Eom, H. J. Kim, W. Bahng, and N.-K. Kim, *Electrochem. Solid-State Lett.* **10**, H69-H71 (2007).
- <sup>10</sup> C. M. Tanner, Y.-C. Perng, C. Frewin, S. E. Sadow, and J. P. Chang, *Appl. Phys. Lett.* **91**, 203510 (2007).
- <sup>11</sup> M. Nawaz, Active and Passive Electronic Components Volume 2015, 651527, <http://dx.doi.org/10.1155/2015/651527>.
- <sup>12</sup> R. K. Chanana, K. McDonald, M. Di Ventra, S. T. Pantelides, L. C. Feldman, G. Y. Chung, C. C. Tin, J. R. Williams, and R. A. Weller, *Appl. Phys. Lett.* **77**, 2560 (2000).
- <sup>13</sup> P. Fiorenza, A. Frazzetto, A. Guarnera, M. Saggio, and F. Roccaforte, *Appl. Phys. Lett.* **105**, 142108 (2014).
- <sup>14</sup> J. Robertson, *J. Vac. Sci. Technol. B* **18**, 1785 (2000).
- <sup>15</sup> F. Roccaforte, P. Fiorenza, G. Greco, R. Lo Nigro, F. Giannazzo, A. Patti, and M. Saggio, *Phys. Status Solidi A* **211**, 2063 (2014).
- <sup>16</sup> R. Singh, *Microelectron. Reliab.* **46**, 713 (2006).
- <sup>17</sup> J.-C. Chiang and J.-G. Hwu, *J. Phys. D: Appl. Phys.* **45**, 345303 (2012).
- <sup>18</sup> D.-K. Kim, Y.-S. Kang, K.-S. Jeong, H.-K. Kang, S. W. Cho, K.-B. Chung, H. Kim, and M.-H. Cho, *J. Mater. Chem. C* **3**, 5078 (2015).
- <sup>19</sup> T. Hatayama, S. Hino, N. Miura, T. Oomori, and E. Tokumitsu, *IEEE Trans. Electr. Dev.* **55**, 2041 (2008).
- <sup>20</sup> D. J. Lichtenwalner, L. Cheng, S. Dhar, A. Agarwal, and J. W. Palmour, *Appl. Phys. Lett.* **105**, 182107 (2014).
- <sup>21</sup> P. Fiorenza and V. Raineri, *Appl. Phys. Lett. Appl. Phys. Lett.* **88**, 212112 (2006).
- <sup>22</sup> E. Schilirò, G. Greco, P. Fiorenza, C. Tudisco, G. G. Condorelli, S. Di Franco, F. Roccaforte, and R. Lo Nigro, *Phys. Status Solidi C* **12**, 980-984 (2015).
- <sup>23</sup> R. Lo Nigro, E. Schilirò, G. Greco, P. Fiorenza, and F. Roccaforte, Thin Solid Films (in press), doi:10.1016/j.tsf.2016.02.046.
- <sup>24</sup> R. Nakamura, M. Ishimaru, H. Yasuda, and H. Nakajima, *J. Appl. Phys.* **113**, 06312 (2013).
- <sup>25</sup> D.K. Schroder, *Semiconductor material and device characterization* (A Wiley-Interscience Publication, 2006).
- <sup>26</sup> G. Y. Chung, C. C. Tin, J. R. Williams, K. McDonald, R. K. Chanana, R. A. Weller, S. T. Pantelides, and L. C. Feldman, *IEEE Electron Device Lett.* **22**, 176 (2001).
- <sup>27</sup> M. Choi, A. Janotti, and C. G. Van de Walle, *J. Appl. Phys.* **113**, 044501 (2013).
- <sup>28</sup> M. Choi, J. L. Lyons, A. Janotti, and C. G. Van de Walle, *Appl. Phys. Lett.* **102**, 142902 (2013).