

Title	High-performance C_<60> thin-film field-effect transistors with parylene gate insulator
Author(s)	Kubozono, Yoshihiro; Haas, Simon; Kalb, Wolfgang L.; Joris, Pierre; Meng, Fabian; Fujiwara, Akihiko; Batlogg, Bertram
Citation	Applied Physics Letters, 93(3): 033316-1-033316-3
Issue Date	2008-07-25
Type	Journal Article
Text version	publisher
URL	<a href="http://hdl.handle.net/10119/4734">http://hdl.handle.net/10119/4734</a>
Rights	Copyright 2008 American Institute of Physics. This article may be downloaded for personal use only. Any other use requires prior permission of the author and the American Institute of Physics. The following article appeared in Y. Kubozono, S. Haas, W. L. Kalb, P. Joris, F. Meng, A. Fujiwara, and B. Batlogg, Applied Physics Letters, 93(3), 033316 (2008) and may be found at <a href="http://link.aip.org/link/?APPLAB/93/033316/1">http://link.aip.org/link/?APPLAB/93/033316/1</a>
Description	

## High-performance C<sub>60</sub> thin-film field-effect transistors with parylene gate insulator

Yoshihiro Kubozono,<sup>1,a)</sup> Simon Haas,<sup>2</sup> Wolfgang L. Kalb,<sup>2</sup> Pierre Joris,<sup>2</sup> Fabian Meng,<sup>2</sup> Akihiko Fujiwara,<sup>3</sup> and Bertram Batlogg<sup>2,b)</sup>

<sup>1</sup>Research Laboratory for Surface Science, Okayama University, Okayama 700-8530, Japan

<sup>2</sup>Laboratory for Solid State Physics, ETH Zürich, 8093 Zürich, Switzerland

<sup>3</sup>Japan Advanced Institute of Science and Technology, Ishikawa 923-1292, Japan

(Received 1 May 2008; accepted 27 June 2008; published online 25 July 2008)

C<sub>60</sub> field-effect transistors (FETs) have been fabricated with parylene gate dielectric on Si/SiO<sub>2</sub>, on polyethylene terephthalate, and commercially available transparent sheet substrates. The best performance of the C<sub>60</sub> FET device is achieved with parylene as gate dielectric: field-effect mobility of 0.41 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> and on-off ratio of ~10<sup>7</sup>. The excellent FET characteristics are recorded without any annealing, and the devices were kept in He atmosphere after an exposure to air. This result suggests the parylene gate dielectric to be highly H<sub>2</sub>O repellent. The mechanical flexibility and air-exposure effect were studied for the C<sub>60</sub> FET with parylene gate dielectric. © 2008 American Institute of Physics. [DOI: 10.1063/1.2959819]

Much effort has been directed to the development of *n*-channel enhancement-type field-effect transistor (FET) devices with organic molecules because the devices are compatible with mechanical flexibility and large-area coverage.<sup>1,2</sup> These properties are the most important advantages expected in the FET devices with organic molecules (organic FETs), and the mechanical flexibility additionally ensures some shock resistance, i.e., the device is not easily destroyed by a mechanical shock. For the realization of flexible organic FET devices, polymeric gate insulators and substrates are indispensable. Some materials such as C<sub>60</sub>,<sup>3-6</sup> pentacene,<sup>7-12</sup> and rubrene<sup>13-17</sup> are used as active layers in organic FET devices owing to their high field-effect mobility  $\mu$ . C<sub>60</sub> and pentacene show a  $\mu$  value of ~1 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> in thin film FET devices,<sup>3-12</sup> while rubrene shows a very high  $\mu$  of ~20 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> in single crystal FET devices.<sup>13-17</sup> We recently fabricated C<sub>60</sub> thin film FET devices with a polyimide gate insulator, exhibiting a  $\mu$  of ~10<sup>-2</sup> cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>.<sup>18</sup> This value is relatively high among the *n*-channel organic FET devices with polymer gate insulators.<sup>19-21</sup> However, it is still lower by one order of magnitude than that, ~0.5 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, in C<sub>60</sub> thin film FETs with SiO<sub>2</sub> gate insulator.<sup>4-6</sup>

In this study, C<sub>60</sub> thin film FET devices with parylene gate insulator have been fabricated on Si/SiO<sub>2</sub> and polyethylene terephthalate (PET) substrates as well as on commercially available transparent sheets, and their transport properties have been measured in He atmosphere, after exposing the devices to ambient air. Mechanical bending and air-exposure effects on  $\mu$  were investigated for the C<sub>60</sub> FET with parylene dielectric insulator.

C<sub>60</sub> thin film FET devices in this study were fabricated in top contact configuration, as shown in Fig. 1(a). The commercially available Si(100)/SiO<sub>2</sub> wafer, PET, and transparent sheets were used as substrates after washing with acetone and isopropanol. For the gate electrodes, the Au thin films with thickness of 45 nm were formed on top of a thin Cr

adhesion layer (5 nm) by thermal deposition on the Si/SiO<sub>2</sub> substrates, and Au thin films of 50 nm were formed on PET and transparent sheets. The parylene gate dielectric films were applied on the Au-coated substrates by polymerization of parylene-C by use of a homemade reactor. In this reactor, parylene-C was thermally evaporated at 120 °C, and the parylene-C was introduced into the quartz tube heated up to 680 °C to induce the polymerization. The parylene polymer films were formed on the Au-coated substrates maintained at room temperature. The base pressure at all stages was kept to ~40 Torr by a dynamical pumping. The films thickness was estimated from the weight of the parylene films formed on the reference glasses placed near the device substrates. The thicknesses of parylene films were 1.00–1.37  $\mu$ m, and capacitance per area  $C_0$  was estimated from the thickness and the dielectric constant of parylene ( $\epsilon_x=3.10$ ). 50 nm thick C<sub>60</sub> thin films were formed on the parylene-coated substrate, and finally the source and drain Au electrodes of 50 nm were evaporated on top of the C<sub>60</sub> thin films. The films of Cr, Au, and C<sub>60</sub> are thermally deposited at 10<sup>-6</sup> Torr background pressure.

The complete FET devices were finally transferred through air to a He filled glove box (<0.1 ppm O<sub>2</sub> and <1 ppm H<sub>2</sub>O), where the FET characteristics were measured with a semiconductor parameter analyzer (HP 4155A). It is worth pointing out that the devices were not annealed in vacuum, as usually done for C<sub>60</sub> based devices. In the measurement of air-exposure effect, the C<sub>60</sub> FET device with parylene gate dielectric was exposed to air at ~300 K and relative humidity of 29% and the FET characteristics were




FIG. 1. (Color online) Device structure of C<sub>60</sub> FET with parylene dielectric.

<sup>a)</sup>Electronic mail: kubozono@cc.okayama-u.ac.jp.

<sup>b)</sup>Electronic mail: batlogg@phys.ethz.ch.




FIG. 2. (Color online) (a) Output and (b) transfer curves for a  $C_{60}$  FET with parylene dielectric on Si/SiO<sub>2</sub> substrate. (c) Transfer curve for a  $C_{60}$  FET with parylene dielectric on PET substrate. Transfer curves are shown at  $V_{DS}=100$  V (saturation regime). Insets of (b) and (c): transfer curves on a logarithmic scale. Output curves were measured in both forward (bias-increase) and reverse (bias-decrease) measurement-modes, while transfer curves were measured only in forward measurement mode.

measured by a semiconductor parameter analyzer (Keithley 4200-SCS).

We fabricated four  $C_{60}$  FETs with 1.21  $\mu\text{m}$  parylene films and four  $C_{60}$  FETs with 1.05  $\mu\text{m}$  parylene films on Si/SiO<sub>2</sub> substrates. Typical FET characteristics for  $C_{60}$  FET with parylene dielectric on Si/SiO<sub>2</sub> substrate are shown in Fig. 2(a). All fabricated FETs exhibited  $n$ -channel normally off FET behavior. The  $\mu$ , on-off ratio, threshold voltage  $V_{th}$ , and subthreshold swing  $S$  were determined from the transfer characteristics in the saturation regime. A typical  $I_D^{1/2}$ - $V_G$  plot is shown in Fig. 2(b). The  $\mu$  values for these devices are between 0.1 and 0.4  $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ . The on-off ratio is in the range of  $10^3$ – $10^7$ . As a common trend, the  $\mu$  was found to be higher for thinner parylene films. For the four  $C_{60}$  FET devices with a 1.21  $\mu\text{m}$  parylene film, the  $\mu$  was  $0.15 \pm 0.03 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ , while for the four devices with a 1.05  $\mu\text{m}$  parylene film, the  $\mu$  was  $0.32 \pm 0.07 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ .

The threshold voltage  $V_{th}$  was  $29 \pm 2$  V for the  $C_{60}$  FET devices with 1.05  $\mu\text{m}$  parylene films, and  $47 \pm 3$  V for 1.21  $\mu\text{m}$  parylene films. The higher  $V_{th}$  for the thicker parylene insulator can be qualitatively understood by a decrease in  $C_0$  of gate dielectric because the smaller  $C_0$  re-

quires a higher  $V_G$  to fill the trapping states which is closely related to the  $V_{th}$ . No similar trend could be observed for the  $S$ . The lowest  $S$  was 1.2 V/decade, and  $SC_0 = 2.3 \text{ nF V}/(\text{cm}^2 \text{decade})$ .

It is particularly noteworthy that the very good FET characteristics in our devices are easily observed without any annealing, in spite of the exposure to air during transferring them from the evaporation chamber to the glove box. For comparison, no FET behavior in  $C_{60}$  FET devices with SiO<sub>2</sub>, polyimide, and Ba<sub>x</sub>Sr<sub>1-x</sub>TiO<sub>3</sub> gate insulators could be observed previous to annealing after the devices were exposed to air for a few minutes. The elimination of O<sub>2</sub> and H<sub>2</sub>O (especially the elimination of H<sub>2</sub>O) was absolutely required for  $n$ -channel FET operation.<sup>3–6,18</sup> However, our parylene films have never required such a pretreatment, and the annealing of the device at 100 °C at  $10^{-6}$  Torr for 44.5 h even caused a device degradation:  $\mu$  values of 0.18 and 0.11  $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$  before annealing were reduced to 0.054 and 0.049  $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ , respectively. An  $n$ -channel operation in  $C_{60}$  FETs with parylene gate dielectric without the need for annealing is one of important results of this study.

The highest  $\mu$  value (0.41  $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ ) in  $C_{60}$  FET devices with parylene dielectric is obtained without any prior annealing after exposure to air for  $\sim 15$  min, and it is comparable to the highest  $\mu$ ,  $\sim 0.5 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ , except for epitaxial  $C_{60}$  thin film FET with buffer layer of pentacene<sup>22</sup> or special polymers.<sup>23</sup> Here, it should be noted that the previous  $C_{60}$  FET devices exhibiting a high  $\mu$  value were fabricated without any exposure to air,<sup>4,6</sup> or the characteristics were measured after a sufficient elimination of H<sub>2</sub>O by vacuum annealing.<sup>3,5</sup> It follows, therefore, that the surface of parylene films is highly H<sub>2</sub>O repellent and through the strong reduction of H<sub>2</sub>O-related traps the combination of parylene with organic semiconductors can be highly beneficial for the charge carrier mobility in FET devices.

Four  $C_{60}$  FETs with parylene gate dielectric on PET substrate were fabricated, and all FETs showed  $n$ -channel normally off behavior. For these devices, the  $\mu$  value was  $0.28 \pm 0.03 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$  and the on-off ratio was  $10^5$ – $10^6$ . The characteristics are consistent with those of the  $C_{60}$  FET with parylene dielectric on Si/SiO<sub>2</sub> substrates. The FET parameters were determined from the transfer curves in saturation with  $V_{DS}=100$  V [Fig. 2(c)]. The  $C_{60}$  FETs on the PET substrates are flexible device, and  $\mu$  of 0.33  $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$  recorded for one FET is one of the highest  $\mu$  reported for flexible  $n$ -channel FET devices with thin films of organic molecules as the active layer.<sup>18–21</sup> The value of 0.33  $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$  is also comparable to the highest values (0.26–1.0  $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ ) in  $p$ -channel flexible FETs with pentacene thin films.<sup>12,24,25</sup>

The effect of mechanically bending of the flexible FET device has been investigated by use of an  $C_{60}$  FET with parylene dielectric (thickness of 1.00  $\mu\text{m}$ ) formed on Au-covered commercially available transparent sheet. The  $\mu$ , on-off ratio, and  $V_{th}$  of this device were 0.072  $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ ,  $10^4$ , and 42 V which is somewhat lower than those of the  $C_{60}$  FET devices fabricated on the PET substrates. The dependence of  $\mu$  on the mechanical bending is shown in Fig. 3(a). The mechanical bending is performed along the direction parallel to current flow, as shown schematically in the inset of Fig. 3(a). The  $\mu$  value decreases gradually with decreasing bending radius  $r$ . At the minimal bending radius of 2 mm,  $\mu$  became 0.030  $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ , which is  $\sim 40\%$  of the initial




FIG. 3. (Color online) (a) Mechanical bending effect on  $\mu$  for  $C_{60}$  FET with parylene dielectric on transparent sheet and (b) air-exposure effect on  $\mu$  for  $C_{60}$  FET with parylene dielectric on PET.

value ( $0.072 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ). After the device was bent down to  $r$  of 2 mm, it was again returned to  $r=\infty$ . The  $\mu$  value increased up to  $0.039 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , but did only recover to  $\sim 55\%$  of the initial value. The mechanical bending of device down to  $r$  of 2 mm resulted in irreversible damage to the  $C_{60}$  FET device. Nevertheless, it is interesting to note that the  $\mu$  remains essentially constant down to  $r=6$  mm [Fig. 3(a)], which induces sufficient flexibility of this device. The on-off ratio and  $V_{th}$  values of the flexible device did not change when  $r$  was decreased down to 2 mm.

One of four  $C_{60}$  FET devices with  $1.37 \mu\text{m}$  parylene films on the PET substrates, was bent parallel to the direction to the current flow. The direction is the same as that shown in the inset of Fig. 3(a). The device showed a  $\mu$  of  $0.29 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  before the mechanical bending, which decreased to  $0.016 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  (5.5% of the flat device) at  $r$  of 2 mm. Thus, the damage for  $C_{60}$  FET on PET caused by mechanical bending was larger than that on the transparent sheet, which can be attributed to the fact that PET substrate used in this study was thicker and more rigid than transparent sheet.

Air-exposure-time ( $t$ ) dependence of  $\mu$  for the  $C_{60}$  FET with parylene dielectric on PET substrate is shown in Fig. 3(b). The  $\mu$ - $t$  plot showed a biexponential decay [ $\mu \sim A_1 \exp(-t/\tau_1) + A_2 \exp(-t/\tau_2)$ ], with the lifetime  $\tau_1 = 17$  min and  $\tau_2 = 13\,000$  min,  $A_1/A_2 = 1.0$ , and the FET device was found to operate at least for more than 15 h under

the atmospheric conditions. In contrast, in general FET characteristics cannot be observed in  $C_{60}$  FET with  $\text{SiO}_2$  gate dielectric even after a short-time exposure to air for less than 1 h. The origin of the biexponential decay for  $\mu$  is not clear at present, but we can at least stress that the surface of parylene is highly  $\text{H}_2\text{O}$  repellent in comparison with that of  $\text{SiO}_2$ . As shown in Fig. 3(b), the  $\mu$  value slightly increased either when air in the measurement cell was dynamically pumped down to  $10^{-6}$  Torr or when air was replaced by dry  $\text{N}_2$  gas.

In conclusion, the  $C_{60}$  thin film FET devices with parylene gate dielectric show an excellent FET performance with mechanical flexibility and  $n$ -channel operation for more than 15 h under atmospheric conditions.<sup>3-6</sup> In this study, it has been demonstrated that  $C_{60}$  FET with parylene gate dielectric has a possible application for practical organic electronics which are available in atmospheric conditions.

<sup>1</sup>D. Dimitrakopoulos and D. J. Maseo, *IBM J. Res. Dev.* **45**, 11 (2001).

<sup>2</sup>C. D. Dimitrakopoulos and P. R. L. Malenfant, *Adv. Mater. (Weinheim, Ger.)* **14**, 99 (2002).

<sup>3</sup>R. C. Haddon, A. S. Perel, R. C. Morris, T. T. M. Palstra, A. F. Hebard, and R. M. Fleming, *Appl. Phys. Lett.* **67**, 121 (1995).

<sup>4</sup>S. Kobayashi, T. Takenobu, S. Mori, A. Fujiwara, and Y. Iwasa, *Appl. Phys. Lett.* **82**, 4581 (2003).

<sup>5</sup>T. Kanbara, K. Shibata, S. Fujiki, Y. Kubozono, S. Kashino, T. Urisu, M. Sakai, A. Fujiwara, R. Kumashiro, and K. Tanigaki, *Chem. Phys. Lett.* **379**, 223 (2003).

<sup>6</sup>K. Ochi, T. Nagano, T. Ohta, R. Nouchi, Y. Kubozono, Y. Matsuoka, E. Shikoh, and A. Fujiwara, *Appl. Phys. Lett.* **89**, 083511 (2006).

<sup>7</sup>Y.-Y. Lin, D. J. Gundlach, S. F. Nelson, and T. N. Jackson, *IEEE Electron Device Lett.* **18**, 606 (1997).

<sup>8</sup>G. B. Blanchet and C. R. Malajovich, *J. Appl. Phys.* **94**, 6181 (2003).

<sup>9</sup>V. Y. Butko, X. Chi, D. V. Lang, and A. P. Tamirez, *Appl. Phys. Lett.* **83**, 4773 (2003).

<sup>10</sup>C. D. Jurchescu and T. T. M. Palstra, *Appl. Phys. Lett.* **88**, 122101 (2006).

<sup>11</sup>C. Goldmann, S. Haas, C. Krellner, K. P. Pernstich, D. J. Gundlach, and B. Batlogg, *J. Appl. Phys.* **96**, 2080 (2004).

<sup>12</sup>W. L. Kalb, T. Mathis, S. Haas, A. F. Strassen, and B. Batlogg, *Appl. Phys. Lett.* **90**, 092104 (2007).

<sup>13</sup>V. Podzrov, V. M. Pudalov, and M. E. Gershenson, *Appl. Phys. Lett.* **82**, 1739 (2003).

<sup>14</sup>J. Takeya, T. Nishikawa, T. Takenobu, S. Kobayashi, Y. Iwasa, T. Mitani, C. Goldmann, C. Krellner, and B. Batlogg, *Appl. Phys. Lett.* **85**, 5078 (2004).

<sup>15</sup>V. Podzrov, E. Menard, A. Brissov, V. Kiryukhin, J. A. Rogers, and M. E. Gershenson, *Phys. Rev. Lett.* **93**, 086602 (2004).

<sup>16</sup>V. Sunder, J. Zaumseil, V. Podzrov, E. Menard, R. L. Willett, T. Someya, M. E. Gershenson, and J. A. Rogers, *Science* **303**, 1644 (2004).

<sup>17</sup>P. Menard, V. Podzrov, S.-H. Hur, A. Gaur, M. E. Gershenson, and J. A. Rogers, *Adv. Mater. (Weinheim, Ger.)* **16**, 2097 (2004).

<sup>18</sup>Y. Kubozono, T. Nagano, Y. Haruyama, E. Kuwahara, T. Takayanagi, K. Ochi, and A. Fujiwara, *Appl. Phys. Lett.* **87**, 143506 (2005).

<sup>19</sup>H. Kusai, T. Nagano, K. Imai, Y. Kubozono, Y. Sako, Y. Takaguchi, A. Fujiwara, N. Akima, Y. Iwasa, and S. Hino, *Appl. Phys. Lett.* **88**, 173509 (2006).

<sup>20</sup>T. Ohta, T. Nagano, K. Ochi, Y. Kubozono, and A. Fujiwara, *Appl. Phys. Lett.* **88**, 103506 (2006).

<sup>21</sup>T. B. Singh, N. Marjanovic, G. J. Matt, N. S. Sariciftci, R. Schwodiauer, and S. Bauer, *Appl. Phys. Lett.* **85**, 5409 (2004).

<sup>22</sup>K. Itaka, M. Yamaguchi, M. Haemori, S. Yaginuma, Y. Matsumoto, M. Kondo, and H. Koinuma, *Adv. Mater. (Weinheim, Ger.)* **18**, 1713 (2006).

<sup>23</sup>X.-H. Zhang, B. Domercq, and B. Kippelen, *Appl. Phys. Lett.* **91**, 092114 (2007).

<sup>24</sup>T. Sekitani, S. Iba, Y. Kato, Y. Noguchi, T. Sakurai, and T. Someya, *J. Non-Cryst. Solids* **325**, 1769 (2006).

<sup>25</sup>T. Sekitani, M. Tkamiya, Y. Noguchi, S. Nkano, Y. Kato, T. Sakurai, and T. Someya, *Adv. Mater. (Weinheim, Ger.)* **18**, 1 (2006).