# A $50 \mu \mathrm{~W} 2.45 \mathrm{GHz}$ Direct-Conversion RX with On-Chip LO with -84 dBm Sensitivity for $1 \mathrm{Mb} / \mathrm{s}$ GFSK 

Maryam Dodangeh ${ }^{\# 1}$, Mark S. Oude Alink ${ }^{\# 2}$, Jan Prummel ${ }^{* 3}$, Bram Nauta ${ }^{\# 4}$<br>\#University of Twente, The Netherlands, *Renesas Design Netherlands B.V., The Netherlands<br>Email: ${ }^{1}$ m.dodangeh@utwente.nl, ${ }^{2}$ m.s.oudealink@utwente.nl, ${ }^{3}$ jan.prummel.rj @renesas.com, ${ }^{4}$ b.nauta@utwente.nl


#### Abstract

In this paper, an ultra-low-power 2.45 GHz mixer-first low-IF receiver front-end is presented. To have extremely low power consumption, a technique for implementing an on-chip low-power local oscillator is proposed that contains a 9-stage pseudo-differential ring oscillator operating at $1 / 9$ of the RF frequency. As well as reducing the power consumption, this technique results in having a lower $1 / f^{3}$ phase noise corner frequency. The proposed front-end is fabricated in GF22nm FDSOI technology. It consumes $50 \mu \mathrm{~W}$ and has $2 x$ less power than the state-of-the-art while having competitive calculated sensitivity of $\mathbf{- 8 4 d B m}$ for $\mathbf{1 M H z}$ GFSK demodulation.


Keywords-2.4GHz RX, harmonic down-conversion, mixer-first RX, N-path passive mixer, ultra-low-power, wake-up receiver (WuRX)

## I. Introduction

The Internet of Things (IoT) requires ultra-low-power RF receivers (RXs) for e.g. Bluetooth Low Energy (BLE), wake-up RXs (WuRXs) [1], and clock harvesting RXs [2]. Energy detectors [3] burn sub-micro-watt power but they are optimized for low data rate $(8.192 \mathrm{~kb} / \mathrm{s})$. They disqualify as WuRX for BLE/WiFi as they have about 30 dB inferior sensitivity compared to the main RX [4]. Low-IF RXs offer a better trade-off in power vs sensitivity but most of the power is burned in the local oscillator (LO) and its buffers [2].

This paper focuses on minimizing the power of the RX including generating LO signals. Extremely low power consumption of $50 \mu \mathrm{~W}$ is achieved by 1 ) avoiding gain at RF by having a mixer-first RX, 2) having a ring oscillator (RO) operating at 9 x lower frequency than $f_{\mathrm{RF}}\left(f_{\mathrm{RO}}=f_{\mathrm{RF}} / 9\right)$, 3) introducing an edge-combiner (EC) circuit to have 3x frequency multiplication and generate proper phase differences for a 3-path differential mixer, and 4) using the $3^{\text {rd }}$ harmonic of the LO for down-conversion with a 3-path mixer to achieve input matching with small mixer switch size. These design choices enable us to have the minimum possible transistor size ( $80 \mathrm{~nm} / 20 \mathrm{~nm}$ in GF22nm) for the RO, ECs, and LO buffers for a record low power consumption that may further scale with technology.

## II. General concept of the proposed circuit

Fig. 1a shows the general concept of the proposed RX structure consisting of LO generation, passive mixer, and IF amplifiers. Here, $M$ is the factor that we multiply our RO frequency with, and $N$ is the harmonic of the LO used for down-conversion. This is a generalized mixer structure of the three-phased version proposed in [5] that only retains the


Fig. 1. (a) Proposed structure for the RX front-end; (b) Suggested implementation of ECs; (c) Illustration of $N^{\text {th }}$ harmonic down-conversion.
down-converted signal by the $N^{\text {th }}$ harmonic. It requires $N$ LO signals with $360^{\circ} / \mathrm{N}$ phase difference and $50 \%$ duty-cycle for each mixer switch, which can be efficiently produced with our proposed LO generation technique. With $N$ paths in parallel, the same conversion gain that could have been achieved by the main harmonic is obtained even if the $N^{\text {th }}$ harmonic is used (see Fig. 1c). The equivalent LTI circuit of the $N$-path mixer structure is shown in Fig. 2 and its input impedance is [5]:

$$
\begin{equation*}
Z_{\mathrm{in}, N}=\frac{R_{\mathrm{SW}, N}+\left(R_{\mathrm{shh}, \mathrm{~N}}\left\|R_{\mathrm{IF}}\right\| Z_{\mathrm{C}_{\mathrm{IF}}}\right)}{N} \tag{1}
\end{equation*}
$$

If $R_{\mathrm{IF}}, Z_{\mathrm{C}_{\mathrm{IF}}} \rightarrow \infty$, for the equivalent shunt resistor, we have:

$$
\begin{equation*}
R_{\mathrm{sh}, N}=\frac{2 \gamma\left(R_{\mathrm{S}}+R_{\mathrm{SW}, N}\right)}{N^{2}-2 \gamma}, \quad \gamma=\frac{2}{\pi^{2}} \approx 0.203 \tag{2}
\end{equation*}
$$

If $Z_{\mathrm{in}, N}=R_{\mathrm{S}}$, for the switch resistance, we have:

$$
\begin{equation*}
R_{\mathrm{SW}, N}=R_{\mathrm{S}} \times \frac{N\left(N^{2}-2 \gamma\right)-2 \gamma}{N^{2}} \tag{3}
\end{equation*}
$$

Using (3), mixer switch sizes for different harmonics are:

$$
\begin{align*}
\mathrm{R}_{\mathrm{SW}[1,3,5]} & =[0.2,2.7,4.9] \cdot \mathrm{R}_{\mathrm{S}},  \tag{4}\\
\mathrm{~W}_{\mathrm{SW}[1,3,5]} & =[1,0.07,0.04] \cdot \mathrm{W}_{\mathrm{S}}
\end{align*}
$$




Fig. 2. Linear time-invariant model of the N-path mixer used in [5].

As a result, this mixer structure enables us to use smaller mixer switch size to achieve input matching and also leads to LO buffers operating at $N$ times lower frequency. In subsection $A$, it is explained that combining this mixer structure with the proposed ECs can lead to a much lower power LO by further reducing its frequency, a fully symmetrical design for better phase noise (PN), and lower $1 / f^{3} \mathrm{PN}$ corner frequency [6].

## A. Constraints for $M$ and $N$

Table 1 shows the effect of $M$ and $N$ on power consumption and $1 / f^{3} \mathrm{PN}$ corner of the RO. Larger $N$ leads to the LO operating at a lower frequency, while requiring smaller mixer switches for input matching (see (4)) and consequently smaller LO buffer size. The proposed structure scales the required buffer size so aggressively, that $N=3$ already corresponds to the minimum buffer size in our IC process. Also, the number of switches increases with $N$, leading to burning more power on the IF side to get the same noise figure (NF) and not degrade the sensitivity. So $N$ is chosen to be 3 in this design because of this power-sensitivity trade-off. Increasing $M$ increases the number of stages at a very low power penalty (see Table 1) as ECs are minimum-sized and are switching at speeds well below $f_{\mathrm{RF}}$, but will result in pushing the $1 / f^{3}$ corner to lower frequencies as it decreases inversely with the number of stages [6]. Going for more than 3 -stages also means sharper edges, higher oscillation amplitude, and not requiring any level-shifting for LO buffers. However, a higher $M$ requires more complex ECs, that burn more power and need higher oscillation amplitude (supply voltage) to work properly, as more transistors are being stacked (see Fig. 1b). Also, further increasing $M$ starts to degrade the PN as the number of RO inverters (noise contributors) becomes too high [6]. That is why $M$ is chosen to be 3 . Although minimizing power while achieving input matching is the main focus, NF and


Fig. 3. (a) Implemented RX with $M=N=3$; (b) LO generation technique.

PN of the RO also need to meet targeted system requirements of sensitivity $<-80 \mathrm{dBm}$ for GFSK (BER of $10^{-3}$ ), resulting in NF $<24 \mathrm{~dB}$ with 10 dB SNR and 1 MHz bandwidth, and $\mathrm{PN}<-80 \mathrm{dBc} / \mathrm{Hz}$ at 1 MHz offset [7].

## B. Block diagram of the implemented ultra-low-power $R X$

The block diagram of the implemented ultra-low-power RX can be seen in Fig. 3a. After 7.5dB of passive voltage gain via the on-chip matching network (MN) (to be shared with a higher-end RX of which the estimated parasitics have been included), the RF input is down-converted to IF with a 3-path differential mixer. The optimum mixer switch size for impedance matching is given in (3), but it can be compromised to improve the NF of the mixer. As a larger mixer switch leads to less noise, we increased the calculated value and settled on $1 \mu \mathrm{~m} / 20 \mathrm{~nm}$ which could still be driven by minimum buffer size and yet achieve $S_{11}<-10 \mathrm{~dB}$, while reducing the NF of the mixer from 23 dB to 19 dB . The parasitic capacitors of the

Table 1. The effect of $M$ and $N$ on power consumption and PN $1 / f^{3}$ corner frequency.

| M | N | $\begin{aligned} & \text { \# RO } \\ & \text { stages } \end{aligned}$ | $f_{\text {RO }}$ | $I_{\text {RO }}^{\diamond}$ | $\text { PN } 1 / f^{3}$ <br> corner | $\begin{gathered} \# \\ \text { ECs } \end{gathered}$ | Mixer switch width• | Buffer width ${ }^{\bullet}$ | $\begin{gathered} \hline \# \\ \text { gm- } \\ \text { cells } \end{gathered}$ | $P_{\text {RO }}$ | $P_{\text {ECs }}$ | $P_{\text {Buffers }}$ | $P_{\text {gm-cells }}$ | $\begin{aligned} & P_{\text {calc }} \\ & (\mu \mathrm{W}) \end{aligned}$ | $\begin{gathered} P_{\text {sim }} \\ (\mu \mathrm{W}) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 3 | $f_{\text {RF }}$ | I | $f_{\text {C }}$ | 0 | $W_{S}$ | $W_{B}$ | 1 | $P_{\text {RO }}$ | 0 | $P_{\text {Buff }}$ | $P_{\text {gm }}$ | 80.6 | 85.0 |
| 1 | 3 | 3 | $f_{\text {RFF }} / 3$ | I/3 | $f_{\text {C }}$ | 0 | $0.07 W_{S}$ | $0.07 W_{B}$ | 3 | $1 / 3 P_{\text {RO }}$ | 0 | $0.07 P_{\text {Buff }}$ | $3 P_{\mathrm{gm}}$ | 26.3 | 26.5 |
| $1^{*}$ | 3 | 9 | $f_{\text {RF }} / 3$ | I | $f_{\text {C }} / 3$ | 0 | $0.07 W_{S}$ | $0.07 W_{B}$ | 3 | $P_{\text {RO }}$ | 0 | $0.07 P_{\text {Buff }}$ | $3 P_{\mathrm{gm}}$ | 41.5 | 45.0 |
| 3** | 3 | 9 | $f_{\text {RF }} / 9$ | I/3 | $f_{\text {C }} / 3$ | 6 | $0.07 W_{S}$ | $0.07 W_{B}$ | 3 | $1 / 3 P_{\text {RO }}$ | $6 P_{\text {x } 3 \text { EC }}$ | $0.07 P_{\text {Buff }}$ | $3 \mathrm{Pgm}^{\text {g }}$ | 27.5 | 27.5 |
| 1 | 5 | 5 | $f_{\text {RFF }} / 5$ | I/3 | $3 f_{\mathrm{C}} / 5$ | 0 | $0.04 W_{S}$ | $0.04 W_{B}$ | 5 | $1 / 3 P_{\mathrm{RO}}$ | 0 | $0.04 P_{\text {Buff }}$ | $5 P_{\text {gm }}$ | 34.7 | 36.0 |
| 3 | 5 | 15 | $f_{\text {RF }} / 15$ | I/3 | $f_{\text {C }} / 5$ | 10 | $0.04 W_{S}$ | $0.04 W_{B}$ | 5 | $1 / 3 P_{\mathrm{RO}}$ | $10 P_{\text {x } 3 \text { EC }}$ | $0.04 P_{\text {Buff }}$ | $5 P_{\mathrm{gm}}$ | 36.7 | 38.0 |
| 5 | 5 | 25 | $f_{\text {RF }} / 25$ | I/3 | $3 f_{\mathrm{C}} / 25$ | 10 | $0.04 W_{S}$ | $0.04 W_{B}$ | 5 | $1 / 3 P_{\mathrm{RO}}$ | $10 P_{\text {x } 5 \text { EC }}$ | $0.04 P_{\text {Buff }}$ | $5 P_{\mathrm{gmm}}$ | 37.7 | 38.5 |

$\star \star$ Our design (in gray) $\quad \star M=1, N=3$ and 9 stage RO is the structure used in prior art [5] • Minimum L is considered for both $L_{S}$ and $L_{B}$
$\diamond$ Current consumption of I is considered for RO stages $=3$ and $f_{\mathrm{RO}}=f_{\mathrm{RF}} \rightarrow I_{\mathrm{RO}}=\mathrm{I} \times\left(\mathrm{f}_{\mathrm{RO}} / \mathrm{f}_{\mathrm{RF}}\right) \times(\# \mathrm{RO}$ stages $/ 3)$
Parameters' value for $P_{\text {calc }}: \quad P_{\mathrm{RO}}=22.8 \mu \mathrm{~W}, \quad P_{\mathrm{Buff}}=52.8 \mu \mathrm{~W}, P_{\mathrm{gm}}=5 \mu \mathrm{~W}, \quad P_{\mathrm{x} 3 \mathrm{EC}}=0.2 \mu \mathrm{~W}, P_{\mathrm{x} 5 \mathrm{EC}}=0.3 \mu \mathrm{~W}, f_{\mathrm{RF}}=2.4 \mathrm{GHz}, W_{S}=14.3 \mu \mathrm{~m}, W_{B}=1.1 \mu \mathrm{~m}$


Fig. 4. Measurements and post-layout simulations of $S_{11}$, and gain, NF, power vs $f_{\text {RF }}$ ( $1^{\text {st }}$ row) and frequency response and NF, NF degradation due to interference while free running, LO PN while free running and locked, and power vs sensitivity of 2.4 GHz RXs with similar-range IF BW [4] (2 ${ }^{\text {nd }}$ row).


Fig. 5. Die photograph and RX power consumption break-down.
gm-cells act as the mixer load and no extra capacitor is used. The size of the IF gm-cells was reduced to decrease their power until a NF of 20 dB was achieved for the RX front-end to satisfy the sensitivity requirement with sufficient margin. The down-converted IF signals by the $3^{\text {rd }}$ harmonic are added up in-phase after the gm-cells by the TIA which provides further amplification and filtering.

Fig. 3b shows the LO generation block in detail. Having $M=N=3$, a current-controlled 9-stage pseudo-differential RO is designed that benefits from high oscillation amplitude, sharper edges, and has lower $1 / f^{3} \mathrm{PN}$ corner frequency compared to a 3 -stage RO [6], while sacrificing only $1 \mu \mathrm{~W}$ in power (see Table 1). The RO is tuned to operate at around $272 \mathrm{MHz}(2.45 \mathrm{GHz} / 9)$, burning only $17 \mu \mathrm{~W}$. Considering each group of RO nodes that have the desired phase difference of $120^{\circ}$, a signal with 3 x higher frequency can be obtained by the proposed EC as shown in the bottom right corner. As well as multiplying the frequency by 3 , these ECs also provide perfectly symmetrical loading for all the stages of the RO. The 9 -stage RO gives enough oscillation amplitude to have 2 PMOS and 2 NMOS transistors stacked and no level-shifting is needed for the LO buffers. A 9-stage RO with $M=1$ (no EC) and $N=3$ is used by [5]. It consumes more power than the proposed design as it runs at $f_{\mathrm{RF}} / 3$ instead of $f_{\mathrm{RF}} / 9$ and suffers from non-symmetrical loading. Our addition of the ECs with $M=3$ improves the symmetry of the circuit by loading all RO cells equally and reduces the power by $40 \%$ independent
of technology scaling (see Table 1).

## III. Measurement results

The proposed receiver is fabricated in GlobalFoundries' 22 nm FDSOI technology ( $22 \mathrm{FDX}^{\mathrm{TM}}$ ) and is wire-bonded in a QFN package. Chip area is $0.14 / 0.002 \mathrm{~mm}^{2}$ with/without the MN . The MN is there for the higher-end RX and the proposed front-end adds negligible area. Measurements can be seen in Fig. 4 and die photograph and RX power break-down is shown in Fig. 5. The total power consumption of the RX is measured to be $50 \mu \mathrm{~W}$ with a $\mathrm{V}_{\mathrm{DD}}$ of 0.63 V . $\mathrm{S}_{11}<-10 \mathrm{~dB}$ is achieved from 2.26 GHz to 2.52 GHz , making the RX suitable for the ISM band. The front-end is tuned by injection locking the RO with an external signal through the control current input (see Fig. 3a). Overall gain is 41 dB with a -3 dB bandwidth of 1 MHz , in-band IIP3 is -20 dBm , and NF is measured to be 20 dB , corresponding to a calculated sensitivity of -84 dBm for 1 MHz BW GFSK in a complete system using the formula in Table 2 and prior-art [8]. LO leakage to the antenna is $<-80 \mathrm{dBm}$ thanks to the small mixer switch size. A duplicate RO with custom output buffer was placed on the chip for PN measurement. The measured PN at 1 MHz offset of 272 MHz is $-84 \mathrm{dBc} / \mathrm{Hz}$ while free-running and $-100 \mathrm{dBc} / \mathrm{Hz}$ when injection-locked. Degraded by $20 \log (9) \mathrm{dB}$ when translated to $2.45 \mathrm{GHz}, \mathrm{PN}$ is $-65 \mathrm{dBc} / \mathrm{Hz}$ free-running and $-81 \mathrm{dBc} / \mathrm{Hz}$ locked (the noise bump around $30-100 \mathrm{kHz}$ is from our reference current source). As a result, the lowest published power of $50 \mu \mathrm{~W}$ is achieved for the proposed 2.45 GHz mixer-first RX while free-running, making it a suitable option for e.g. a WuRX that does not necessarily need to demodulate data. By having a PLL with the power consumption of $0.6 \mathrm{P}_{\mathrm{VCO}}$ as in [2], power will increase to $68 \mu \mathrm{~W}$, which would still be the lowest reported for the given sensitivity and BER of $10^{-3}$ for GFSK demodulation.

Fig. 4 (bottom right) and Table 2 show the comparison with prior-art 2.4 GHz RXs. The proposed RX has 2 x lower power consumption than others while having competitive (calculated) sensitivity. Also, its small active area without the

Table 2. Comparison with 2.4 GHz state-of-the-art RXs.

|  | $\begin{gathered} {[1]} \\ \text { JSSC2018 } \end{gathered}$ | $\begin{gathered} {[2]} \\ \text { JSSC2022 } \end{gathered}$ | $\begin{gathered} {[8]} \\ \text { ISSCC2022 } \end{gathered}$ | $\begin{gathered} {[9]} \\ \text { CICC2018 } \end{gathered}$ | $\begin{gathered} {[10]} \\ \text { JSSC2019 } \end{gathered}$ | $\begin{gathered} {[11]} \\ \text { ISSCC2019 } \end{gathered}$ | $\begin{gathered} {[12]} \\ \text { JSSC2021 } \end{gathered}$ | $\begin{gathered} {[13]} \\ \text { JSSC2016 } \end{gathered}$ | This work |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS Tech. | $\begin{gathered} \text { 14nm } \\ \text { FinFET } \end{gathered}$ | 65 nm | 28 nm | 65 nm | 65 nm | 65 nm | 65 nm | 65 nm | $\begin{gathered} \text { 22nm } \\ \text { FDSOI } \end{gathered}$ |
| Architecture | Mixer first Low IF | Low IF+ CE-OOK | Low IF | $\begin{aligned} & \text { Low IF } \\ & \text { +correlator } \end{aligned}$ | Mixer first Low IF | Low IF+ Energy detection | Zero-IF | Uncertain IF | Mixer-first <br> Low IF |
| LO generation | RO+FLL | Free running LC | Off-chip LO | Free running LC | RO+FLL | RO+PLL | RO+Freq. Tripler+ PLL | LC-DCO | Free running RO |
| Image rejection | No | No | Yes | No | Yes | Yes | Yes | No | No |
| NF (dB) | NA | 12 * | 6.1 | $24^{\circ}$ | 9 * | 22.6 * | 16 * | 27 | 20 |
| Sensitivity Modulation BW | $\begin{gathered} \hline-72 \mathrm{dBm} \\ \mathrm{OOK} \\ 3 \mathrm{MHz} \\ \hline \end{gathered}$ | $\begin{gathered} \hline-91.5 \mathrm{dBm} \\ \mathrm{CE}-\mathrm{OOK} \\ 2 \mathrm{MHz} \\ \hline \end{gathered}$ | $\begin{gathered} \hline-98 \mathrm{dBm} \\ \text { GFSK } \\ 1 \mathrm{MHz} \\ \hline \end{gathered}$ | $\begin{gathered} -80 \mathrm{dBm} \\ \mathrm{GFSK} \\ 1 \mathrm{MHz} \\ \hline \end{gathered}$ | $\begin{gathered} \hline-57.5 \mathrm{dBm} \\ \mathrm{FSK} \\ 2 \mathrm{MHz} \\ \hline \end{gathered}$ | $\begin{gathered} \hline-85 \mathrm{dBm} \\ \text { GFSK } \\ \text { NA } \\ \hline \end{gathered}$ | $\begin{gathered} \hline-92 \mathrm{dBm} \\ \text { GFSK } \\ \text { NA } \\ \hline \end{gathered}$ | $\begin{gathered} -97 \mathrm{dBm} \\ \text { OOK } \\ \text { NA } \\ \hline \end{gathered}$ | -84 dBm GFSK 1MHz |
| $V_{\text {DD }}(\mathrm{V})$ | 0.95 | 0.6/1 | 0.6/1 | 0.75 | 0.9/1.1 | 0.5 | 0.5 | 0.5 | 0.63 |
| Total Power Excluding | $\begin{gathered} 95 \mu \mathrm{~W} \\ \text { DSP,XTAL } \end{gathered}$ | $\begin{gathered} 539 \mu \mathrm{~W} \\ \text { PLL } \end{gathered}$ | $\begin{gathered} 266 \mu \mathrm{~W} \\ \text { LO,ADC, } \\ \text { DSP } \end{gathered}$ | $\begin{gathered} 230 \mu \mathrm{~W} \\ \text { XTAL } \end{gathered}$ | $\begin{gathered} 150 \mu \mathrm{~W} \\ \text { ADC,DSP } \\ \text { XTAL } \end{gathered}$ | $\begin{gathered} 220 \mu \mathrm{~W} \\ \text { XTAL } \end{gathered}$ | $\begin{gathered} 352 \mu \mathrm{~W} \\ \text { XTAL } \end{gathered}$ | $99 \mu \mathrm{~W}$ Calib. circuit | $\begin{gathered} 50 \mu \mathbf{W} \\ \text { PLL,ADC, } \\ \text { DSP } \end{gathered}$ |
| Power burnt in LO $(\mu \mathrm{W})$ | 55 | 363 | $\begin{gathered} 191 \\ \text { Div.+Buffs. } \end{gathered}$ | N/A | 120 | 166 | 211 | 66.5 | 28.5 |
| External components | None | None | None | None | None | FBAR filter | None | $\begin{aligned} & \text { SMD } \\ & \text { inductor } \end{aligned}$ | None |
| Chip area $\left(\mathrm{mm}^{2}\right)$ | w/o pads 0.19 | w/ pads 2.24 | w/o pads 0.5 | w/ pads 4.0 | w/ pads 1.1 | w/ pads 2.4 | w/o pads 0.6 | w/o pads 0.05 | w/ pads 0.46 w/o pads 0.14 w/o MN 0.002 |

- Calculated sensitivity $(\mathrm{dBm})=-174+10 \log (\mathrm{BW})+\mathrm{NF}+10$ for GFSK [8]

MN $\left(0.002 \mathrm{~mm}^{2}\right)$ makes it a suitable option for any auxiliary RX, e.g. wake-up or clock harvesting, as well.

## IV. Conclusions

A -84 dBm sensitivity 2.45 GHz mixer-first low-IF RX is presented that consumes $50 \mu \mathrm{~W}$ including LO generation. The proposed front-end is fabricated in GF22nm FDSOI and has better sensitivity than prior energy-detecting RXs, as it benefits from down-conversion to IF, and yet burns 2 x less power than any low-IF prior-art RX with better than -80 dBm sensitivity in the 2.4 GHz band (see Fig. 4, bottom right). The power consumption is minimized for the given process by optimum choice of the design parameters $N$ and $M$, while this architecture can yield even lower power consumption for smaller geometry process nodes.

## Acknowledgment

We thank G. Wienk for CAD assistance, A. Rop for measurement support, and GlobalFoundries for providing silicon fabrication through the 22FDX university program.

## References

[1] E. Alpman, A. Khairi, R. Dorrance, M. Park, V. S. Somayazulu, J. R. Foerster, A. Ravi, J. Paramesh, and S. Pellerano, " $802.11 \mathrm{~g} / \mathrm{n}$ compliant fully integrated wake-up receiver with -72 dBm sensitivity in 14 nm FinFET CMOS," IEEE Journal of Solid-State Circuits, vol. 53, no. 5, pp. 1411-1422, 2018.
[2] A. Dissanayake, H. L. Bishop, S. M. Bowers, and B. H. Calhoun, "A 2.4 $\mathrm{GHz}-91.5 \mathrm{dBm}$ sensitivity within-packet duty-cycled wake-up receiver," IEEE Journal of Solid-State Circuits, vol. 57, no. 3, pp. 917-931, 2022.
[3] N. E. Roberts, K. Craig, A. Shrivastava, S. N. Wooters, Y. Shakhsheer, B. H. Calhoun, and D. D. Wentzloff, "26.8 a $236 \mathrm{nW}-56.5 \mathrm{dBm}$-sensitivity Bluetooth low-energy wakeup receiver with energy harvesting in 65 nm CMOS," in 2016 IEEE International Solid-State Circuits Conference (ISSCC), 2016, pp. 450-451.
[4] D. D. Wentzloff. Low Power Radio Survey. [Online]. Available: https://www.eecs.umich.edu/wics/low-power-radio-survey.html
[5] J. Im, H.-S. Kim, and D. D. Wentzloff, "A $220 \mu \mathrm{~W}-83 \mathrm{dBm} 5.8 \mathrm{GHz}$ third-harmonic passive mixer-first LP-WUR for IEEE 802.11ba," IEEE Transactions on Microwave Theory and Techniques, vol. 67, no. 7, pp. 2537-2545, 2019.
[6] A. Hajimiri, S. Limotyrakis, and T. Lee, "Jitter and phase noise in ring oscillators," IEEE Journal of Solid-State Circuits, vol. 34, no. 6, pp. 790-804, 1999.
[7] A. M. Alghaihab, H.-S. Kim, and D. D. Wentzloff, "Analysis of circuit noise and non-ideal filtering impact on energy detection based ultra-low-power radios performance," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 65, no. 12, pp. 1924-1928, 2018.
[8] H. Shao, P.-I. Mak, G. Qi, and R. P. Martins, "A $266 \mu$ W Bluetooth low-energy (BLE) receiver featuring an N-path passive balun-LNA and a pipeline down-mixing BB-extraction scheme achieving 77dB SFDR and -3 dBm OOB-B-1dB," in 2022 IEEE International Solid-State Circuits Conference (ISSCC), vol. 65, 2022, pp. 400-402.
[9] M. R. Abdelhamid, A. Paidimarri, and A. P. Chandrakasan, "A -80dBm BLE-compliant, FSK wake-up receiver with system and within-bit duty cycling for scalable power and latency," in 2018 IEEE Custom Integrated Circuits Conference (CICC), 2018, pp. 1-4.
[10] A. Alghaihab, Y. Shi, J. Breiholz, H.-S. Kim, B. H. Calhoun, and D. D. Wentzloff, "Enhanced interference rejection Bluetooth low-energy back-channel receiver with LO frequency hopping," IEEE Journal of Solid-State Circuits, vol. 54, no. 7, pp. 2019-2027, 2019.
[11] P.-H. P. Wang and P. P. Mercier, " 28.2 a $220 \mu \mathrm{~W}-85 \mathrm{dBm}$ sensitivity BLE-compliant wake-up receiver achieving -60dB SIR via single-die multi-channel FBAR-based filtering and a 4-dimentional wake-up signature," in 2019 IEEE International Solid-State Circuits Conference - (ISSCC), 2019, pp. 440-442.
[12] _, "A dual-mode Wi-Fi/BLE wake-up receiver," IEEE Journal of Solid-State Circuits, vol. 56, no. 4, pp. 1288-1298, 2021.
[13] C. Salazar, A. Cathelin, A. Kaiser, and J. Rabaey, "A 2.4 GHz interferer-resilient wake-up receiver using a dual-IF multi-stage N -path architecture," IEEE Journal of Solid-State Circuits, vol. 51, no. 9, pp. 2091-2105, 2016.

