

A New Resistive Adaptive Gate-Driving Concept with Automated Identification of Operational Parameters

Philipp Swoboda¹, Johannes Kolb², Matthias Brodatzki¹, Andreas Humbert², Marc Hiller¹

¹ Karlsruhe Institute of Technology - Elektrotechnisches Institut, Germany ² Schaeffler Technologies AG & Co. KG - SHARE at KIT, Germany

Corresponding author:	Philipp Swoboda, philipp.swoboda@kit.edu
Speaker:	Philipp Swoboda, philipp.swoboda@kit.edu

Abstract

This paper proposes a new adaptive gate-driving concept based on parallel-connected resistive driving stages, which allows the modification of the effective gate-resistance for every turn-on and turn-off event during operation. By selecting the appropriate gate-resistance, the switching behavior can be optimized individually for each specific operating point (V_{sw} , I_{sw} , T_j). As a result, higher efficiency under partial load can be achieved. The selection of effective gate-resistance is based on the results of a here introduced automatic optimization method, which takes constraints such as dv/dt- and di/dt-limits into account. Subject of this paper is also the comparison of the new approach with the widely used single-stage resistive driver.

1 Introduction

Resistive gate-drivers with one output stage comprising one turn-on gate-resistor $R_{\rm G,on}$ and one turn-off gate-resistor $R_{\rm G,off}$ are still dominant in industry due to their low-cost and simplicity [1], [2]. The two gate-resistance have to be chosen such that the power semiconductor never leaves its Safe-Operating Area (SOA) during normal operation. In other words, the design parameters are optimized for only the "worst-case" operating point of the semiconductor device. Qualitatively, this operating point occurs at high blocking voltages $V_{\rm sw}$, high load currents $I_{\rm sw}$ and comparably low junction temperatures $T_{\rm j}$, mainly temperatures below common operating temperatures.

Many applications, like electric cars or inverters used in renewable energies, mainly operate under partial load conditions and at temperatures T_j way higher than in the worst-case operating point. Consequently, the switching behavior of the system is mostly suboptimal, especially in terms of efficiency.

Adaptive gate-drivers have the ability to tackle that issue by allowing more degrees of freedom

(DOF). They can be classified into open-loop and closed-loop drivers [3], [4]. Closed-loop drivers actively control the switching transient, for instance quantities like dv/dt and di/dt [4]. Such drivers require very fast measurement and control systems since the switching trajectories need to be acquired and controlled in real-time. Note that the duration of switching transients of modern wide-bandgap power semiconductors can be in the range of tens of nanoseconds, which makes such concepts difficult to realize from an economical point of view.

Open-loop drivers generally do not require such measurement circuits and are therefore often the less costly and less complex approach. In order to utilize the high DOF, one needs to define a control strategy. One possible way is to optimize the trajectory of the gate's state variables $v_{\rm GE}$ and/or $i_{\rm G}$. In [5] such a trajectory optimization scheme is presented. The objective was to minimize the switching losses, whilst limiting the surge voltage of the switching transient. Thereby the optimization was conducted for a single operating point. Note that trajectory optimization can be of very high dimension and therefore time-consuming, especially if one has to determine an optimal trajectory for many operating points. A simpler and less complex method is to optimize the operational parameters of the gate driver. Depending on the applied gate-driver topology, this can be for instance the gate current $i_{\rm G}$ or the gate resistance $R_{\rm G}$. In [6] the gate current $i_{\rm G}$ is varied load current dependent using a commercially available driver to optimize the turn-on losses in a variable frequency drive. Thereby, dv/dt was constrained to limit insulation stress and EMI. [7] or [8] proposes a novel converter-based driver topology, where the constant gate current was adjusted such that the surge voltage is optimized for a wide operating range.

It is also possible to combine trajectory optimization with operating point dependent switching in a limited fashion. In [9] the concept from [5] was expanded by an operating point dependent action. Below a certain load current threshold, the gate driver applies constant current to the gate. Above the threshold, an optimized gate current trajectory was applied to limit the surge voltage.

In this paper, an open-loop driver topology with variable gate resistance is proposed. The topology is hereby similar to the topologies summarized in [3] and [4]. The operation strategy is to choose an optimal gate resistance individually for each operating point (V_{sw}, I_{sw}, T_j) based on a here introduced optimization problem. The latter has the objective to minimize the switching losses with respect to constraints, like maximum dv/dt and di/dt. In contrast to previous works [6]–[9] more constraints are taken into account. Further, the optimization is done for a larger operating range and is done automatically.

In order to apply the proposed gate driving concept to a converter system, the operating point can be either determined by the built-in measurement system or by employing low-cost measurement circuits on the gate-driver itself. There is no high bandwidth requirement on the measurement system, because it is sufficient to determine the operating point once per switching period. Therefore it is possible to apply the concept to modern fast-switching wide-bandgap power semiconductors, such as GaN or SiC. If the optimization is carried out conservatively, the accuracy requirement can be lowered.

2 Proposed Gate-Driver Circuit

The proposed gate-driver circuit (fig. 1) consists of several commercially available voltage-source gate-driver-stages such as [10]. The latter usually comprise a push-pull output stage, whose output can assume either their positive supply voltage $V_{\rm S+}$ (on-state) or their negative supply voltage $V_{\rm S-}$ (off-state). Each driver-stage is connected to the gate-terminal of the power semiconductor through a diode and a resistor. There are $N_{\rm on}$ driver-stages comprising a serial-connected diode belonging to the turn-on-stages. The remaining $N_{\rm off}$ stages with anti-serial-connected diodes belong to the turn-off-stages.



Fig. 1: Simplified schematic of the proposed gate-driver

The value of $N_{\rm on}$ and $N_{\rm off}$ depends on the desired quantization of the resulting equivalent turn-on resistor $R_{\rm G,on}$ and turn-off resistor $R_{\rm G,off}$. Besides that, the peak current $I_{\rm g,peak}$ of a single driver stage and the required total maximum gate-current $I_{\rm G,peak}$ yield the minimum for $N_{\rm on}$ and $N_{\rm off}$.

Under the assumption that every driver-stage has the same $I_{\rm g,peak}$, it is meaningful that their $R_{\rm g,on}$ and $R_{\rm g,off}$ are of equal value for optimal device utilization. The possible turn-on resistance $R_{\rm G,on}$ and turn-off resistance $R_{\rm G,off}$ are then

$$R_{\rm G,on} \coloneqq \left\{ \frac{R_{\rm g,on}}{k} \middle| k \in [1, N_{\rm on}] \text{ and } k \in \mathbf{N} \right\}, \quad (1)$$

$$R_{\rm G,off} \coloneqq \left\{ \frac{R_{\rm g,off}}{k} \middle| k \in [1, N_{\rm off}] \text{ and } k \in \mathbf{N} \right\}.$$
 (2)

Thus the number of possible $R_{G,on}$ equals N_{on} . The same applies to the possible number of $R_{G,off}$.

For turning the semiconductor on, the desired number k of the $N_{\rm on}$ turn-on stages have to be switched on. Further, all $N_{\rm off}$ turn-off stages

have to be switched on as well to prevent a current flowing through $R_{\rm G,off}$. In order to turn the semiconductor off, the desired k of $N_{\rm off}$ turn-off stages have to be switched off. To prevent a current flowing through $R_{\rm G,on}$, additionally all turn-on stages have to be switched off.

Instead of using push-pull drivers, the same functionality can be achieved by employing P-channel MOSFETs in the turn-on path and N-channel MOSFETs in the turn-off path of the power semiconductor, as proposed in [4].

3 Hardware Prototype

For validation of the gate-driver concept from fig. 1 together with the introduced control strategy, a hardware prototype (fig. 2) has been designed. As device under test (DUT), a custom *DCM1000X*-module [11] from *Danfoss*, employing eight *EPM3-1200-0017D*-Chips [12] from *Wolfspeed* is used. The module has a maximum current capability 800 A and features a maximum blocking voltage of 1200 V.



Fig. 2: Hardware implementation

The initial design requirement was to feature a peak gate current $i_{G,peak}$ of about 20 A for a gate-source voltage swing $\Delta V_G = V_{S+} - V_{S-} = 15 \text{ V} - (-5 \text{ V}) = 20 \text{ V}$ and minimum equivalent gate resistance $R_{G,on}$ resp. $R_{G,off}$ of 1.4 Ω each. Using the commercially available *EiceDRIVER 2EDN8524R* [10] from *Infineon*, each consisting of two 5 A driver-stages, the resulting number of stages for turn-on and turn-off amounts $N_{on} = N_{off} = 4$. For optimal device utilization and equal load of the driver

stages, $R_{\rm g,on} = R_{\rm g,off} = 5.6 \,\Omega$ was chosen as stage resistance. Note that besides the resulting $R_{\rm G,on}$ or $R_{\rm G,off}$, the total gate resistance $R_{\rm G,total}$ also consists of the internal gate resistance $R_{\rm G,int}$ of the power semiconductor and the output impedance of the driver stages.

The gate signals for the driver stages are generated using a custom logic on the programmable logic part of the modular signal processing system introduced in [13]. Besides that, a Sigma-Delta-Converter digitizes the temperature sensor of the DCM1000X-module. For better EMI properties, all signals are transmitted using fiber optics.

For the identification of operational parameters and for the validation of the concept, double pulse measurements were conducted using the (modified) test setup introduced in [14]. The signal processing completely controls the double pulse test setup and therefore knows the current operating point of the power semiconductor. Using the optimization results from the next section, the signal processing system can select the optimal gate resistance for each switching event.

4 Automated Identification of Operational Parameters

4.1 Optimization Problem

The choice of $R_{G,on}$ and $R_{G,off}$ (and thus k) for each specific operating point (V_{sw}, I_{sw}, T_j) can be determined by solving the following optimization problem:

$$J(R_{\mathrm{G},l}) = E_{\mathrm{sw},l}(R_{\mathrm{G},l}) \to \min$$
 (3)

subject to

$$V_{\rm sw,max}(R_{\rm G,l}) - V^*_{\rm sw,max} \le 0, \tag{4}$$

$$I_{\rm sw,max}(R_{{
m G},l}) - I^*_{\rm sw,max} \le 0,$$
 (5)

$$|\dot{v}_{\rm sw}(R_{\rm G,l})| - \dot{v}_{\rm sw,max}^* \le 0,$$
 (6)

$$\left|\dot{i}_{\rm sw}(R_{\rm G,l})\right| - \dot{i}_{\rm sw,max}^* \le 0,\tag{7}$$

$$\Delta v_{\rm sw}(R_{{\rm G},l}) - \Delta v_{\rm sw,max}^* \le 0, \tag{8}$$

$$\Delta i_{\rm sw}(R_{\rm G,l}) - \Delta i^*_{\rm sw,max} \le 0, \tag{9}$$

where $l = \{\text{on, off}\}$. The optimization algorithm therefore has to choose $R_{G,l}$ such that the switching energies $E_{\text{sw},l}$ both for turn-on and turn-off are minimized without violating the constraints (4) to (9). The constraints have the following purpose:

- Constraints (4) and (5) ensure that the power semiconductor never leaves its SOA.
- Constraints (6) and (7) limit the maximum allowed dv/dt and di/dt. This is useful to mitigate insulation stress [6] or to meet EMI requirements [15].
- Constraint (8) limits the surge voltage occurring when turning the device off, caused by the stray inductance L_σ of the commutation loop [1] and d*i*/dt.
- Constraint (9) limits the surge current when turning the device on, caused by the voltage dependent reverse recovery charge Q_{rr}.

A graphical explaination of the constraints in connection with the switching transients is depicted in fig. 3 and 4.



Fig. 3: Turn-off transient for ${\it R}_{\rm G,off}=2.8\,\Omega$

If one considers the exemplary constraints from table 1, one can see that all constraints are satisfied for the turn-on transient. For the turn-off transient it is noticeable, that the constraints (4), (6) and (7) are not met.

Note that the switching losses decrease with decreasing $R_{G,l}$. Therefore, the objective function (3) is a monotonically decreasing function. Apart from that, the constraints increase with decreasing $R_{G,l}$. This is because the constraints (6) and (7) increase with increasing gate-current i_G [7] and also affect the other constraints to increase.



Fig. 4: Turn-on transient for $R_{G,on} = 2.8 \,\Omega$

4.2 Optimization Algorithm

In order to solve the given optimization problem defined by equations (3) to (9) one theoretically needs to know the switching transients for every possible operating point $(V_{\rm sw}, I_{\rm sw}, T_{\rm j})$. Further, equations (3) to (9) are theoretically required as continuous functions of $R_{\rm G,l}$.

However, the optimization has to be based on real measurement data or a circuit simulation, because accurate analytical models for eq. (3) to (9) don't exist. Both methods can be quite time-consuming. Therefore it is reasonable to limit the number of operating points by means of discretization. For the operating points, we chose steps of 50 A and 50 V in the range of

$$V_{\rm sw} \in [450, 850] \, {\sf V},$$
 (10)

$$I_{\rm sw} \in [100, 800] \, {\sf A}$$
 (11)

and an operating temperature T_j of $25 \,^{\circ}$ C. This results in a total number of 135 operating points for each the optimization problem has to be solved.

In the given case, values of equations (3) to (9) for a specific $R_{G,l}$ are determined by evaluating the switching transients obtained from double-pulse measurements. From a single double-pulse measurement one obtains the switching transients for turn-on and turn-off. With $N_{\rm on} = N_{\rm off} = 4$, the required number of such measurements amounts 540.

As described in the previous section, the objective function (3) is monotonically decreasing whereas the constraints increase monotonically

with $R_{G,l}$. Keeping this into mind, constrained optimization algorithms like *Nonlinear Quadratic Programming* are not necessary. A simple optimization algorithm as described in fig. 5 is sufficient. It works as follows:

First one has to select an operating point, where the optimization is to be applied. Next, one selects the lowest possible $R_{G,l}$. Then eq. (3) attains its lowest and eq. (4) to (9) their highest values. The next steps are to measure and evaluate the switching transients. Subsequently, the constraints have to be checked for satisfaction. If the latter is the case, the optimal $R_{G,l}$ has been found. If not, the whole procedure has to be performed again with the next higher possible $R_{G,l}$. In case the highest possible $R_{G,l}$ is reached, the optimizer will always consider the current configuration as optimal, regardless if there is any constraint violation. The constraint violation will thereby be kept as small as possible. However, such operating points should be flagged by the algorithm.



Fig. 5: Optimization algorithm

The optimization procedure can be almost completely automated. However, special care must be taken when selecting the lowest value of $R_{\rm G,off}$, because the resulting surge voltage might exceed the absolute maximum rating $V_{\rm sw}$ of the power semiconductor. It is therefore required to select

 $R_{\rm G,off}$ manually for the worst case operating point. As mentioned earlier, that operating point generally occurs at low operating temperature, highest operating voltage and current.

4.3 Optimization results from exemplary constraints

For the comparison with a conventional gate driver, optimization results based on appropriate constraints are needed. The constraints are given in table 1. The dv/dt-constraint (6) is a typical value in automotive electric drive systems [16].

Eq.	Constraint	Constraint value
(4)	$V^*_{\rm sw,max}$	1100 V
(5)	$I^*_{\rm sw,max}$	1200 A
(6)	$\dot{v}^*_{ m sw,max}$	10 V/ns
(7)	$\dot{i}^*_{ m sw,max}$	20 A/ns
(8)	$\Delta v^*_{ m sw,max}$	350 V
(9)	$\Delta i^*_{ m sw,max}$	350 A

Tab. 1: Exemplary constraints

Constraints (4) and (5) were chosen to ensure safe operation of the DUT. Thereby, the maximum current $I_{\rm sw,max}$ can be set as the maximum allowed pulsed drain current of the module, since the current surge is of very short duration. Constraint 7 is chosen to ensure a safe operation of the device, for instance to limit the feedback in the gate loop from the common source inductance of the module.



Fig. 6: Decision boundaries for turn-off

Figure 6 shows the decision boundaries for the choice of the effective gate resistance $R_{G,off}$ dependent on the switching voltage and the switching current for a temperature T_j of $25 \,^{\circ}$ C. It can be

seen, that $R_{\rm G,off}$ increases with increasing current and voltage. During the optimization procedure, no constraint violations occurred. In fig. 12 and 14 the dv/dt at turn-off and the turn-off surge voltage $\Delta v_{\rm sw}$ is plotted over the current $I_{\rm sw}$ for different voltages $V_{\rm sw}$. One can see that those constraints are satisfied for the depicted operating points.



Fig. 7: Decision boundaries for turn-on

Figure 7 shows the decision boundaries for turn-on at $25 \,^{\circ}$ C. Because of the high dv/dt at low currents and high voltages, the optimizer limited the switching speed. Similar results were obtained in [6]. For most of the other operating points, the lowest on-resistance $R_{\text{G,on}}$ can be used.

In figures 13 and 15, the dv/dt for turn-on and the turn-on surge current Δi_{sw} are plotted over the current for different voltages. It is noticeable, that the dv/dt-constraint is violated for higher voltages and small currents. In that case, the optimizer already has chosen the highest $R_{G,on}$ to keep the violation as small as possible.

5 Comparison of the New Concept with a Conventional Driver

Using the optimization results from the last section, the proposed gate driver circuit from fig. 1 can be compared with a conventional gate driver consisting of one turn-on and one turn-off gate resistor. Thereby the hardware prototype imitates a conventional driver by choosing the optimal (constant) resistance values $R_{\rm G,on}$ and $R_{\rm G,off}$ for the worst-case operating points. As one can see from fig. 6 and 7, the highest resistance value needs to be considered both for turn-on and turn-off, namely $R_{\rm G,on} = R_{\rm G,off} = 5.6 \,\Omega$.



Fig. 8: Relative improvement of turn-off losses

In fig. 8 the relative improvement of turn-off losses is depicted graphically. It is noticeable, that the switching losses can be reduced under partial load conditions by at least 30%. For low currents between 100 A and 200 A, the improvement even amounts 60% to 70%. For currents larger than 650 A, no improvements are possible, because the highest gate-resistor $R_{\rm G,off}$ has to be used to satisfy the constraints. In this case, especially the maximum-voltage-constraint (4) becomes critical, as can be seen in fig. 14. With increasing voltage $V_{\rm sw}$, that constraint becomes more critical and one needs to use the highest $R_{\rm G,off}$ even below 650 A.



Fig. 9: Relative improvement of turn-on losses

Figure 9 shows the relative improvement of turn-on losses. As already mentioned, it is difficult to satisfy the dv/dt constraint (see fig. 13) for low currents and high voltages. At such operating points, no improvements can be achieved, because the highest $R_{\rm G,on}$ has to be chosen.









Fig. 14: Comparison of turn-off $\Delta v_{\rm sw}$



Fig. 11: Comparison of turn-on energies







Fig. 15: Comparison of turn-on Δi_{sw}

On almost all other operating points, the fastest switching speed can be chosen, which results in a very high loss reduction of up to 80%. However, this result should be considered with caution, because when using conventional drivers, the dv/dt constraint is difficult to meet. In this case, one chooses a trade-off between low dv/dt and low switching losses. Due to this, the use of the proposed control strategy could also have positive effects on the life expectancy of the load's insulation. For the sake of completeness, figure 11 and 10 compare the absolute losses of the adaptive and the conventional driver.

6 Conclusion

In this paper, a new adaptive gate-driving concept with automated identification of operational parameters is proposed. It was shown, that the total switching losses of a SiC-module can be reduced significantly under partial load conditions, which is usually the case for many power electronic applications. This advantage comes especially into effect in AC-applications, because the maximum switching current is rarely reached due to the sinusoidal output current, even at high RMS currents. If there is a varying voltage on the DC-side, as the case in automotive or photovoltaic applications, the potential of the proposed concept can be fully enabled.

The new concept is technically simple and can be realized using widely used low-cost electronic components. This is especially the case, because no high-speed components are required, even if fast switching wide-bandgap semiconductors are used. Further, the proposed automatic optimization method simplifies the design process of the concept significantly and could be also used for gate resistance determination of conventional gate-drivers.

Until now, the concept is validated for only one temperature at $T_{\rm j}=25\,^{\circ}{\rm C}$. Therefore, a validation for more temperatures may be interesting for future work.

References

- [1] A. Volke and M. Hornkamp, *IGBT Modules: Technologies, Driver and Application*. Infineon Technologies AG , Munich, 2012.
- [2] A. Seidel and B. Wicht, *Highly Integrated Gate Drivers for Si and GaN Power Transistors*. 2021. DOI: 10.1007/978-3-030-68940-7.

- [3] J. Henn, C. Lüdecke, M. Laumen, S. Beushausen, S. Kalker, et al., "Intelligent gate drivers for future power converters," *IEEE Transactions on Power Electronics*, vol. 37, no. 3, pp. 3484–3503, 2022. DOI: 10.1109/TPEL.2021.3112337.
- [4] Y. Lobsiger and J. W. Kolar, "Closed-loop di/dt and dv/dt IGBT gate driver," *IEEE Transactions on Power Electronics*, vol. 30, no. 6, pp. 3402–3417, 2015. DOI: 10.1109/TPEL.2014.2332811.
- [5] Y. S. Cheng, T. Mannen, K. Wada, K. Miyazaki, M. Takamiya, and T. Sakurai, "Optimization platform to find a switching pattern of digital active gate drive for reducing both switching loss and surge voltage," *IEEE Transactions on Industry Applications*, vol. 55, no. 5, pp. 5023–5031, 2019. DOI: 10.1109/TIA.2019. 2927462.
- [6] S. Mahmodicherati, N. Ganesan, L. Ravi, and R. Tallam, "Application of active gate driver in variable frequency drives," in 2018 IEEE Energy Conversion Congress and Exposition (ECCE), 2018, pp. 1796–1799. DOI: 10.1109/ECCE.2018.8558170.
- [7] F. Stamer, A. Liske, and M. Hiller, "New gate driver for online adjustable switching behavior of insulated gate bipolar transistors (IGBTs)," in 2019 21st European Conference on Power Electronics and Applications (EPE '19 ECCE Europe), 2019, P.1–P.10. DOI: 10.23919/EPE.2019.8915494.
- [8] F. J. Stamer, "Prädiktive gate-ansteuerung zur optimierung des schaltverhaltens von IGBTs," German, Ph.D. dissertation, Karlsruher Institut für Technologie (KIT), 2021, 205 pp. DOI: 10.5445/IR/1000131089.
- [9] H. Obara, K. Wada, K. Miyazaki, M. Takamiya, and T. Sakurai, "Active gate control in half-bridge inverters using programmable gate driver ICs to improve both surge voltage and converter efficiency," *IEEE Transactions on Industry Applications*, vol. 54, no. 5, pp. 4603–4611, 2018. DOI: 10.1109/TIA.2018.2835812.
- [10] *EiceDRIVER™ 2EDN752x / 2EDN852x*, 2EDN8524R, Rev. 2.6, Infineon Technologies AG, Jul. 2021.
- [11] F. Carastro, Z. Chen, A. Streibel, and O. Muehlfeld, "DCM™1000X – Automotive power module technology platform optimized for SiC traction inverters," in 2021 IEEE Applied Power Electronics Conference and Exposition (APEC), 2021, pp. 2364–2368. DOI: 10.1109/ APEC42165.2021.9487446.
- [12] Silicon Carbide Power MOSFET Gen3 E-Series Automotive, EPM3-1200-0017D, Rev. 1, Wolfspeed, Apr. 2021.
- [13] B. Schmitz-Rode, L. Stefanski, R. Schwendemann, S. Decker, S. Mersche, et al., "A modular signal processing platform for grid and motor control, HIL and PHIL applications," in 2022 International Power Electronics Conference (IPEC-Himeji 2022- ECCE Asia), 2022, pp. 1817–1824. DOI: 10.23919/IPEC-Himeji2022-ECCE53331.2022.9807061.
- [14] F. Stamer, R. Schwendemann, and M. Hiller, "A multidimensional full automatic power semiconductor test bench for accurate semiconductor loss calculation," in *PCIM Europe 2019; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management*, 2019, pp. 1– 8.
- [15] R. Shirai, K. Wada, T. Shimizu, and D. Xu, "Suppressing EMI noise to CAN communication by using active gate driver," in 2020 IEEE 9th International Power Electronics and Motion Control Conference (IPEMC2020-ECCE Asia), 2020, pp. 2648–2651. DOI: 10.1109/IPEMC-ECCEAsia48364.2020.9367636.
- [16] "ANSI/NEMA MG 1-2021 Motors and Generators," National Electrical Manufacturers Association, Rosslyn, Virgina, USA, Standard, 2021.