Thesis submitted in accordance with the requirements of the University of Liverpool for the degree of

Doctor in Philosophy

by

Ian Christopher Davis

IMAGING SERVICES NORTH
Boston Spa, Wetherby
West Yorkshire, LS23 7BQ
www.bl.uk

## BEST COPY AVAILABLE.

## VARIABLE PRINT QUALITY

IMAGING SERVICES NORTH
Boston Spa, Wetherby
West Yorkshire, LS23 7BQ
www.bl.uk

## MISSING PRINT

## SUMMARY

This thesis describes the modelling of a 56MVA electric arc furnace installation and its high voltage supply from 275 kV . Models were constructed both in the laboratory, and mathematically using a mainframe digital computer. In both cases an investigation of the supply voltage distortion was carried out, with the disturbances that cause complaint from other consumers at the lowest distortion level being identified as the visible flickering of tungsten filament lamps. Model static shunt reactive compensators were applied to each system model, in order to reduce the voltage flicker annoyance levels caused by a given arc furnace demand.

Both arc furnace models utilised digital recordings of 33 kV three-phase currents to reproduce measured supply voltage distortion.

The laboratory model system had a three-phase rating of 452 VA , using an AIM-65 8-bit microcomputer and commercial power amplifiers to draw non-sinusoidal currents from a 175 V supply.

The mathematical model used the same 1.8 sec data span of recorded current data to generate distorted supply voltage waveforms. The step-by-step solution of differential equations allowed a theoretical performance study of a six-pulse static shunt compensator.

Different thyristor-controlled reactor (TCR) schemes were applied to the laboratory arc furnace model, with fast phase angle control of conduction achieved with a voltage-integral algorithin using Intel 8088 15-bit microprocessor. The TCR control methods are fully described, with theoretical and experimental performance studies.

The results use power spectrum analysis and an internationally recognised flickermeter to show that the compensation methods reduced flicker levels, giving an improvement factor of 40 percent.

## ACKNOWLEDGEMENTS

I gratefully record my obligation to my supervisor, iAr D R Turner, for his sustained guidance and encouragement with the work contained in this thesis, and to Professor J D Parsons for the use of the facilities of the Department of Electrical Engineering and Electronics.

I would like to make special acknowledgements to Mr P H Ashmole, Mr G E Gardner, Mr W B Jervis and their colleagues at the Central Electricity Generating Board for providing financial and technical support throughout the period of this research project.

Members of the University of Liverpool's staff have helped in many ways, and amongst them I wish especially to thank Dr C G Goodyear, for an insight to the frequency domain, Mr P Watkinson, Mr A Noble and Mr K Mealor, who showed patience and understanding, and the staff of the computer laboratory.

Finally, thank you Claire, for your dedication and perseverance.

This work was supported by the Science and Engineering Research Council with the Central Electricity Generating Board under the CASE award scheme.

## CONTENTS

PAGE
I INTRODUCTION ..... 1
1.1 THE ARC FURNACE LOAD ..... 2
1.1.1 Electrical Supply to Arc Furnaces ..... 2
1.1.2 Supply Voltage Distortion ..... 2
1.2 SHUNT REACTIVE COMPENSATION ..... 4
1.2.1 Compensation for Arc Furnaces ..... 4
1.2.2 Thyristor Controlled Reactors for Flicker Reduction ..... 5
1.3 DIGITAL COMPUTER CONTROL OF POWER EQUIPMENT ..... 6
1.3.1 Applications of Digital Control ..... 6
1.3.2 Digital Control of Thyristor Switches ..... 7
1.3.3 Microprocessor Control of a TCR Compensator ..... 7
1.4 MODELLING ..... 8
1.4.1 Physical Modelling of Static Compensators ..... 8
1.4.2 Digital Modelling of Comrensator Systems and Flicker ..... 9
II MODELLING OF AN ARC FURNACE ..... 10
2.1 REQUIREMENTS FOR A PHYSICAL MODEL ..... 11
PAGE
2.2 THE SYSTEM TO BE MODELLED ..... 13
2.2.1 The Templeborough Installation and its Supply ..... 13
2.2.2 Measurements made at 33 kV ..... 17
2.2.3 Selection of Data ..... 18
2.3 THE PHYSICAL MODEL ..... 22
2.3.1 The Model's Supply ..... 22
2.3.2 Line Current Reproduction ..... 22
2.3.3 Impedance Scaling ..... 34
2.3.4 Safaty Sequence ..... 44
2.4 RESULTS ..... 45
2.4.1 Line Current Waveforms ..... 46
2.4.2 Voltage Naveforms ..... 46
2.4.3 Power Spectra of Voltage Waveforms ..... 48
III FLICKER AND ITS REDUCTION ..... 59
3.1 FLICKER ..... 60
3.1.1 $\quad V_{f}$ - A Flicker Voltage ..... 50
3.1.2 Frequency Dependence of Flicker ..... 60
3.1.3 Annoyance Levels ..... 62

## CONTENTS (cont'd)

PAGE
3.2 THE ELECTRIC ARC FURNACE AS A FLICKER SOURCE ..... 65
3.2.1 The Arc Furnace Melt Cycle ..... 65
3.2.2 Composition of Melt Baskets ..... 68
3.2.3 Operators and Electrode Control Systems ..... 68
3.2.4 Voltage Distortion due to an Electric Arc Furnace Installation ..... 69
3.3 FLICKER LEVELS ON A PARTICULAR FURNACE SUPPLY AND ITS LABORATORY MODEL ..... 73
3.3.1 Study for the Templeborough Installation ..... 73
3.3.2 Study for the Physical Model ..... 76
3.4 FLICKER REDUCTION ..... 79
3.4.1 Shunt Reactive Compensation ..... 79
3.4.2 The Rating of a Reactive Compensator ..... 82
3.4.3 Control of Static Shunt Reactive Compensators ..... 90
3.4.4 Performance of Installed Reactive Compensators ..... 94
IV A SIX-PULSE THYRISTOR-CONTROLLED REACTOR ..... 97
4.1 THE LABORATORY MODEL THYRISTOR-CONTROLLED REACTOR ..... 98
4.1.1 Modelling Requirements ..... 98
4.1.2 Control Requirements ..... 108

## CONTENTS (cont'd)

PAGE
4.2 MICROPROCESSOR CONTROL ..... 112
4.2.1 System Operations ..... 112
4.2.2 Sampling ..... 114
4.2.3 The Control Algorithm ..... 118
4.2.4 Control Variables ..... 123
(i) Sample Loop Delay ..... 123
(ii) Reference Sinusoid ..... 125
(iii) Integration Limit ..... 129
4.3 STEADY-STATE TUNING AND PERFORMANCE ..... 132
4.3.1 Thyristor Firing and Conduction Limits ..... 132
4.3.2 Phase Balancing ..... 134
4.3.3 Steady-State Reactive Compensation Theory ..... 135
(i) Open Circuit Voltage Control ..... 139
(ii) Shunt Load TCR Compensation ..... 142
4.4 USE OF THE TCR UNDER NON-SINUSOIDAL CONDITIONS ..... 150
$v$ SIX PULSE TCR RESULTS ..... 152
5.1 STEADY STATE TCR COMPENSATOR PERFORMANCE ..... 154
5.1.1 Open Circuit Voltage Control ..... 154
5.1.2 Shunt Load Compensation ..... 158

## CONTENTS (cont'd)

PAGE
5.2 ANALYSIS OF VOLTAGE DISTORTION ..... 162
5.2.1 Spectral Analysis ..... 152
5.2.2 Data Logging ..... 164
5.3 TCR PERFORMANCE WITH THE ARC FURNACE MODEL ..... 166
5.3.1 Frequency Domain Study of Compensator Action ..... 166
5.3.2 Time Domain Study of Compensator Action ..... 177
5.4 ESI FLICKERMETER STUDIES ..... 183
5.4.1 The Use of the Digital Flickermeter ..... 183
5.4.2 Arc Furnace Model without TCR Compensator ..... 185
5.4.3 Arc Furnace Model with TCR Compensator ..... 185
VI A TWELVE-PULSE THYRISTOR-CONTROLLED REACTOR ..... 189
6.1 MODELLING AND CONTROL ..... 191
6.1.1 Modelling Requirements ..... 191
6.1.2 Conduction Patterns ..... 193
6.1.3 Control Requirements ..... 193
6.1.4 Control Variables ..... 199
(i) Sample Loop Delay ..... 199
(ii) Reference Sinusoid ..... 200
(iii) Integration Limit ..... 201

## CONTENTS (cont'd)

PAGE
6.2 STEADY-STATE TUNING AND PERFORMANCE ..... 202
6.2.1 Thyristor Firing and Conduction Limits ..... 202
6.2.2 Steady-State Reactive Compensation Results ..... 202
6.3 TWELVE-PULSE TCR PERFORMANCE WITH THE ARC FURNACE MODEL ..... 206
VII COMPUTATIONAL MODELLING AND ANALYSIS ..... 214
7.1 THE PRINCIPLE OF THE COMPUTATIONAL MODEL ..... 215
7.1.1 The System to be Modelled ..... 215
7.1.2 Measured and Calculated Currents and Voltages ..... 216
7.1.3 Inputs to the Arc Furnace Model ..... 220
7.1.4 Phase Angle ' $\delta$ ' ..... 220
$7.2 \gamma-\triangle$ TRANSFORMER CURRENT AND VOLTAGE TRANSFORMATIONS ..... 222
7.2.1 Current Transformation ..... 222
7.2.2 Voltage Transformation ..... 224
7.2.3 Current Derivative Transformation ..... 225

## CONTENTS (cont'd)

PAGE
7.3 PERFORMANCE OF THE COMPUTATIONAL ARC FURNACE MODEL ..... 226
7.3.1 Results Comparison Using Power Spectra ..... 226
7.3.2 Results Comparison in the Time Domain ..... 229
7.3.3 Demodulation ..... 230
7.4 COMPUTATIONAL MODELLING OF A TCR COMPENSATOR ..... 238
7.4.1 TCR Compensator Circuit Definitions ..... 238
7.4.2 The Differential Equations of Compensator Currents ..... 240
7.4.3 Step-by-Step Solution of Compensator Differential Equations ..... 243
7.4.4 Compensator Control ..... 244
7.4.5 Results from the Computer Model Compensator ..... 246
VIII DISCUSSION, CONCLUSIONS AND FURTHER WORK ..... 253
8.1 DISCUSSION ..... 254
8.1.1 The Laboratory Arc Furnace Model ..... 254
(i) Current Waveform Reproduction ..... 254
(ii) Voltage Waveform Reproduction ..... 256

## CONTENTS (cont'd)

PAGE
8.1.2 The Laboratory TCR Mode1 ..... 257
(i) The Six-Pulse TCR Compensator ..... 257
(ii) The Twelve-Pulse TCR Compensator ..... 259
8.1.3 Data Analysis ..... 260
8.1.4 Mathematical Modelling ..... 261
8.2 CONCLUSIONS ..... 263
8.3 FURTHER WORK ..... 264
REFERENCES ..... 265
APPENDIX A: Short Circuit Power of 56MVA Arc Furnace ..... 276
APPENDIX B: Recovery of CEGB Data from Magnetic Tape Storage ..... 279
APPENDIX C: Cubic Spline Curve-Fitting and its Application ..... 283
APPENDIX D: AIM-65 Microcomputer Operation and Program Listings ..... 297
APPENDIX E: Safe-Start Sequence for the Laboratory Model ..... 310
APPENDIX F: Six-Pulse TCR Control Program ..... 313

## CONTENTS (cont'd)

PAGE
APPENDIX G: FORTRAN Spectrum Analysis Package ..... 323
APPENDIX H: Data Logging ..... 336
APPENDIX J: Computational Arc Furnace Model- Program Listing ..... 341
APPENDIX K: Twelve-Pulse TCR Control Program Listing ..... 359
APPENDIX L: Published Papers ..... 367
a The phase angle between voltage peak and start of inductive current conduction. Units: Degrees.
a The phase angle between voltage zero-crossing and start of inductive current conduction. Units: Degrees.
$\varepsilon \quad$ The phase angle between voltage zero-crossing and start of 'first-stage' inductive current conduction in the twelve-pulse TCR only. Units: Degrees.
$\delta$ The phase angle by which arc furnace busbar voltage lags 'infinite busbar' voltage. Units: Degrees.
$\sigma \quad$ A phase angle used for calculation of voltage depression. Equal to ( $\left.180^{\circ}-\mathrm{a}\right)$. Units: Degrees.
$\omega \quad$ Angular frequency, $2 \pi f$. Units: Radians/sec.
${ }^{\omega}$ c Filter cut-off frequency. Units: Radians/sec.
$\Delta \quad$ A three-phase circuit connection arrangement.
p.c. Percent.
p.f. Power factor.
p.u. Per unit.
(@) Preceeds a hexadecimal number.

ACE Association of Chief Engineers (UK)

ADC Analogue to digital converter.

C Three-phase TCR compensator rating. Units: VA.

## GLOSSARY AND ABBREVIATIONS (cont'd)

[C] A three-phase transformation matrix.
$\left[C_{t}\right]$ The transposed matrix of [C].

CEGB Central Electricity Generating Board (UK)

CIGRE Centre International des Grandes Reseaux Electriques

CIRED Conference International des Reseaux Electrique de Distribution

CVRY The time series values of computationally calculated $v_{R}-v_{Y}$. D Sample loop delay. Units: Seconds.

DAC Digital to analogue converter.

DCVRY The time series of computationally demodulated values of calculated $v_{R}-v_{Y}$.

DFT Discrete Fourier transform.

DMVRY The time series of computationally demodulated values of recorded $v_{R}-v_{Y}$.

E A continuous integration sum. Units: Volt seconds.

EDF Electricite de France
F.PROM Erasable programmable read-only memory.

ERA Electrical Research Association (UK)

ESI Electricity Supply Industry (UK)

## GLOSSARY AND ABBREVIATIONS (cont'd)

F

FFT Fast Fourier transform.
$F_{N} \quad$ Nyquist frequency. Units: Hertz.
$F_{S} \quad$ Sampling frequency. Units: Hertz.

FSD Full scale deflection.

IEE The Institution of Electrical Engineers (UK)

IEEE The Institute of Electrical and Electronic Engineers (USA)

IMP Flicker improvement factor.
$I_{R Y B} \quad$ The vector representing the three-phase currents $i_{R}, i_{Y}$ and ${ }^{1}$ B.
${ }^{i}$ TH $\quad$ Thyristor holding current. Units: Amperes.
$i_{T L} \quad$ Thyristor latching current. Units: Amperes.
$L_{C} \quad$ The inductance connected in each branch of a three-phase TCR. Units: Henries.

LIMIT

M Mutual inductance. Units: Henrias.

MUSDU Multi-user microprocessor system development unit.

MVRY The time series recordings of $v_{R}-v_{Y}$ stored and used computationally.

## GLOSSARY AND ABBREVIATIONS (cont'd)

$N \quad$ Transformer voltage ratio.
$N_{q} \quad$ Quantisation noise. Units: dB w.r.t. signal level.

PCC Point of common coupling.

R Resistance. Units: Ohms.

RAM Random access memory.
$S_{c} \quad$ Fault level. Units: VA.
$S_{t} \quad$ Short circuit power. Units: VA.

SGT Super-grid transformer (275/33kV).

TCR Thyristor controlled reactor.

TNA Transient network analyser.

UIE Union International Electrothermic

VIA Virtual interface adaptor.
$V_{\text {RMS }} \quad$ RMS voltage. Units: Volts.
$v$ Instantaneous voltage.
$v_{f}$ Flicker voltage. Units: Volts.
$V_{f g} \quad$ Guage point fluctuation voltage.
$v_{R}$
A constant sinusoid used for reference in an integration process.
Vt Short circuit voltage depression. Units: Percent.
VDU Visual display unit.
$X \quad$ Reactance. Units: Ohms.
$Z \quad$ Complex impedance $R+j X$. Units: Ohms.

## INTRODUCTION

1.1 THE ARC FURNACE LOAD
1.1.1 Electrical Supply to Arc Furnaces
1.1.2 Supply Voltage Distortion
1.2 SHUNT REACTIVE COMPENSATION
1.2.1 Compensation for Arc Furnaces
1.2.2 Thyristor Controlled Reactors for Flicker Reduction
1.3 DIGITAL COMPUTER CONTROL OF POWER EQUIPMENT
1.3.1 Applications of Digital Control
1.3.2 Digital Control of Thyristor Switches
1.3.3 Microprocessor Control of a TCR Compensator
1.4 MODELLING
1.4.1 Physical Modelling of StaticCompensators
1.4.2 Digital Modelling of Compensator Systems and Flicker

### 1.1 THE ARC FURNACE LOAD

### 1.1.1 Electrical Supply to Arc Furnaces

Arc furnace installations have a well-established reputation as sources of harmonic and sub-harmonic disturbances of the supply system voltage ${ }^{[1,2,3]}$. Being rapidly fluctuating loads, their large electrical rating requires that they be connected at points on the supply system having a low source impedance. The allowable level of resulting voltage distortion is fixed by the electricity supply authority; customers proposing to install such plant face not only the capital cost of their own equipment, but also the costs incurred by the supply authority in strengthening or segregating the supply to that installation. These costs, for arc furnaces up to 40MVA, were debated as early as 1963 during the discussion period following an IEE symposium on transient, fluctuating and distorting loads $[2,3,4,5]$. At that time, the sum of $£ 300,000$ was agreed reasonable to achieve suitable segregation.

This economic factor has naturally made necessary a precise calculation of the level of segregation required, in conjunction with a detailed study to define acceptable levels of supply voltage distortion.

The UK Electricity Council issued guidelines in 1970 in the form of an Engineering Recommendation P7/2, 'Supply to Arc Furnaces'[6] that is now well known. The UK Association of Chief Engineers (of the supply industry) followed this document with their own detailed report ${ }^{[7]}$, which explored the subject in greater depth.

### 1.1.2 Supply Voltage Distortion

The voltage distortion effect of the arc furnace load has been the subject of discussion and research for over twenty years ${ }^{[3]}$. This type of distortion causes annoyance by the visible flickering of tungsten filament lamps. This occurs even at low levels of voltage distortion, due to the fourth power relationship between voltage and light output.

In the UK, Dixon, Kendall and Thomas have published results of many studies $[4,5,8,9]$ into the annoyance effects of such lamp flicker caused by different types of supply voltage distortion. In 1963 Kendall advocated the need for a flicker meter and its proper application, and further research into the nature of arc furnace voltage distortion followed $[10,11,12,13]$, with work towards the development of a flicker meter being carried out both in the UK ${ }^{[14,15,16]}$ and abroad ${ }^{[17,18]}$. Internationally, the 'Union International Electrothermie' (UIE) has co-ordinated the efforts towards flicker evaluation through its Disturbances Study Committee (DSC), and its flicker measuring methods working group published a valuable review of arc furnace disturbances ${ }^{[19]}$ and found common agreement for a flicker measuring method ${ }^{[20]}$, resulting in the internationally standardised flicker meter now used by the UX Electricity Supply Industry (ESI) ${ }^{[16]}$.

### 1.2 SHUNT REACTIVE COMPENSATION

Shunt reactive compensation techniques are well established as a means of controlling power system voltages ${ }^{[21,22,23]}$. Mechanical switching of inductors and capacitors could only compensate for relatively slow reactive load variations, and a faster response was obtained by excitation control of synchronous rotating machines ${ }^{[24]}$.

Rapidly fluctuating loads, particularly the arc furnace, demanded a speed of response even faster than could be obtained from the synchronous compensator, and in the early 1960 s static compensator systems utilising saturated iron ${ }^{[25,26]}$ were installed at arc furnace installations with some success $[27,28,29,30]$.

### 1.2.1 Compensation for Arc Furnaces

The UK Electricity Council published a document 'Compensators for Arc Furnaces'[31], which with other review documents ${ }^{[19,32,33,34,35]}$ identified thyristor-switched reactive devices as having potential for flicker compensation duties, with the general reservation that practical experience at that time was limited and their performance had then to be established.

A large amount of research and application of thyristor-controlled reactive compensators followed, with early success for transmission system voltage control. The literature contains many detailed reports of such work, and many of those up to 1982 are referenced in a bibliography of static VAR compensators, published by the IEEE ${ }^{[36]}$.

### 1.2.2 Thyristor Controlled Reactors For Flicker Reduction

The control systems utilised to obtain the required compensator performance vary between manufacturers. The reactive compensator theory and control methods applicable to flicker reduction have been included in many publications $[32,37,38,39,40,41,42]$, but evidence of the successful application of thyristor-controlled equipment for flicker reduction is not so widespread. Those schemes which show flicker improvement $[43,44,45,46]$ use thyristor-controlled reactors as the variable VAR element, with fixed capacitors for filtering and power factor improvement. Measurement methods used to demonstrate their efficacy comprise both power spectrum analysis and different 'flickermeter' equipment.

The successful control methods are rarely presented in detail, for sound commercial reasons. However, a digital control system can be made flexible enough to allow its application to a variety of different control strategies. This digital approach, using minicomputers or microprocessors, offers the capability for greatest speed and accuracy of control.

### 1.3 DIGITAL COMPUTER CONTROL OF POWER EQUIPMENT

This research project makes extensive use of modern digital techniques for the control of laboratory power equipment. To show that such work may be of use in the environment for which it is eventually intended, a brief review of previous applications follows.

### 1.3.1 Applications of Digital Control

The many advantages of using computer control, for almost any scheme, are now well-known and widely accepted. Primary reasons for their wide application are:
(i) Arithmetic processing power and accuracy
(ii) Flexibility
(iii) Cost
(iv) Ease of monitoring and data logging

Initial applications to power equipment included simple sequence controllers and data loggers, and early problems of size, component reliability and electromagnetic interference and isolation have now been largely overcome. The last five years have seen the development of an extremely wide range of low cost robust programmable logic controllers for process control in an industrial environment, and dedicated systems are easily designed for high speed control of specific equipment such as power equipment protection and control ${ }^{[47,48,49,50]}$ and HVDC Converter Control ${ }^{[51,52,53,54] .}$

### 1.3.2 Digital Control of Thyristor Switches

Fibre-optic isolation techniques, effective electromagnetic screening and 'hardening' of sensitive equipment now allows digital controllers working at ground potential to control thyristor switch assemblies at voltages in excess of 33 kV .

Thyristor technology has advanced rapidly, allowing simpler and more effective switch assemblies to be built. Recent advances include symmetric and asymmetric light-triggered thyristors, controlled turn-on, gate-assisted turn-off, and voltage break-over protection $[55,56,57,58,59,60]$.

### 1.3.3 Microprocessor Control of a TCR Compensator

A microprocessor controller has not, to the author's knowledge, yet been applied to a full-scale TCR compensator scheme. A control system is presented in this thesis, and the available technology demonstrated in other engineering schemes may be suitably applied to this system.

### 1.4 MODELLING

Historically, modelling has been used by researchers to overcome difficulties in understanding caused by the size or complexity of the real system. Scale models, with all parameters under the control of the researcher, give savings in both the cost of equipment and the time required for the solution of a problem.

More recently, the advent of the digital computer has allowed researchers to extend mathematical modelling to include the most complex of systems.

These two types of modelling - physical and mathematical - have been represented in various studies into shunt static compensation techniques and the nature of voltage flicker.

### 1.4.1 Physical Modelling of Static Compensators

Cooper and Yacamini presented a review of modelling methods at the 1979 IEE seminar, 'Reactive Compensation in Power Systems'[51], and concluded that small scale physical modelling of thyristor controlled devices was a valuable study method, whilst warning of a reduced $X / R$ ratio and the need for a wide frequency response.

Many papers show how Transient Network Analysers (TNAs) can be applied for physical modelling of static compensators and networks ${ }^{[62,63,64,65]}$, but the TNA is not generally applied to an evaluation of static compensator performance for voltage flicker reduction. A difficulty appears to be the generation of a suitably distorted voltage waveform, accurately reproducing the frequency components causing flicker effect.

The results of other forms of static compensator physical modelling have recently been presented $[66,67]$, and this thesis treats aspects of this work in greater depth.

### 1.4.2 Digital Modelling of Compensator Systems and Flicker

The advent of the digital computer allowed the study of network transient phenomena by the step-by-step solution of differential equations. Dommel $[68,69,70,71]$ has published widely on this subject, and he demonstrates how various system components may be represented in the differential equations ${ }^{[68]}$ of a general numerical model. The computational step-width is identified as an important factor in non-1inear circuit solutions ${ }^{[69]}$ and frequency dependence of components, especially lines, is accommodated using convolution between the frequency domain and the time domain ${ }^{[71]}$. The frequency dependence of parameters in digital models is further discussed by Budner ${ }^{[72]}$ and Marti ${ }^{[73]}$, while Feero, Juves and Long ${ }^{[74]}$ give a study of the mathematical modelling of power system components.

Particular cases of computer modelling applied to static compensators are few $[13,75,76]$. Arc furnace load modelling has been attemptad $[76,77,78,79]$ and both of these subjects are explored further in this thesis.

Digital models studying voltage flicker $[13,14,76,80]$ have used either voltage waveforms synthesised from low frequency sinusoids, or they have utilised recordings of arc furnace currents to aid the study of the flicker effect.

The basis for work in this thesis is that in order to model system voltage disturbances, the use of measurements of real arc furnace currents will offer the most realistic tests of performance for any model static compensator. This principle is applied for both a physical model in the laboratory and a mathematical model on a digital computer.

## CHAPTER TWO

MODELLING OF AN ARC FURNACE
2.1 REQUIREMENTS FOR A PHYSICAL MODEL
2.2 THE SYSTEM TO BE MODELLED
2.2.1 The Templeborough Installation and its Supply
2.2.2 Measurements made at 33 kV
2.2.3 Selection of Data
2.3 THE PHYSICAL MODEL
2.3.1 The Model's Supply
2.3.2 Line Current Reproduction
2.3.3 Impedance Scaling
2.3.4 Safety Sequence
2.4 RESULTS
2.4.1 Line Current Waveforms
2.4.2 Voltage Waveforms
2.4.3 Power Spectra of Voltage Waveforms

### 2.1 REQUIREMENTS FOR A PHYSICAL MODEL

The aim of modelling an arc furnace and its electrical supply is simply to reproduce in the laboratory the type of voltage disturbances found in the full-scale case. If this can be done successfully, then any modifications made in the laboratory having an effect on the voltage fluctuations should have a full-scale parallel. In particular a means of reducing those voltage disturbances causing tungsten-filament lamp flicker by means of shunt compensation may be sought. Synthesized currents may have some value for investigating the annoyance factors of different combinations of disturbances at different frequencies, but for a practical study involving current compensation, it must be necessary to use load currents modelling actual currents as closely as possible, to make the results most relevant.

In its broadest terms, the Templeborough system to be modelled comprises:
(i) From the supply system:

An 'infinite busbar', or supply having a source impedance which is very low compared to the impedances of the components that it supplies. Thus the supply voltage is practically independent of the current drawn from it.
(ii) At the 'furnace busbar':

A load, drawing non-sinusoidal currents described by recordings made at this voltage. These are not the furnace line currents, but the currents drawn by the primary of the j3kV/500 V furnace transformer.
(iii) Between (i) and (ii) above:

A complex impedance representing the lumped parameters of components between the 'infinite busbar' and the load.

The infinite busbar can be modelled simply by using a suitable low-impedance, three phase supply. The load will require some device or devices that, when driven by a continuous signal derived from the recordings of the currents at 33 kV , will faithfully reproduce the waveform at a suitable magnitude of current in each of the three phases.

The impedances present between supply and load can be modelled using components with values of complex impedance such that, for given base levels of current and voltage, their per unit impedance is as close as possible to that found in the full scale system.

### 2.2 THE SYSTEM TO BE MODELLED

In June of 1977 the System Technical Branch of the CEGB Headquarters organised a programme of measurements on an arc furnace supply at 33 kV . The measurements were made at the Templeborough $275 \mathrm{kV} / 33 \mathrm{kV}$ substation, which supplied six arc furnaces having a collective nameplate rating of 360 MVA.

The aim of the exercise was to investigate the supply voltage 'flicker' fluctuations (see Chapter III) and harmonics produced by arc furnace operation. The three-phase current waveforms were recorded simultaneously with the voltage waveforms, and a record of relevant stages in the arc furnace melt cycles was kept. The varying electrical characteristics of single and multi-furnace operation could, therefore, be obtained.

### 2.2.1 The Templeborough Installation and its Supply

The six arc furnace transformers are supplied at $33 k V$ from five 275/33kV supergrid transformers (SGTs) local to the steelworks. The SGTs are connected to the 275kV Sheffield ring between the Brinsworth and Pitsmoor switching stations (Figure 2.1).

The fault level on the Sheffield 275 kV ring was 8500 MVA , the system reactance being:

$$
\begin{aligned}
X_{s} & =\frac{\text { Base VA }}{\text { Fault Level }} \\
& =1.18 \text { p.c. on } 100 \text { MVA base }
\end{aligned}
$$

The fault level at the 33 kV 'furnace busbar' is governed by the configuration of SGT transformers connected to it. Measurements (detailed further in 2.2 .3 below) were taken on the left hand side of the split 33 kV busbar shown in Figure 2.1. This enables a simplified supply diagram to be drawn (Figure 2.2) which also shows the impedances of each component.


Flg. 2.1 : Templeborough arc furnace Installation - supplies from 275 kV


Fig. 2.2 : Simplified supply diagram for Templeborough furnaces $1 \& 2$

The total system impedance for the $33 k V$ busbar is therefore:

$$
\begin{array}{rlrl}
Z_{\text {tot }} & =(0+j 1.2) p . c . & & 275 k V \text { supply } \\
& +(0.519+j 23.833) p . c . & & \text { SGT } 4 \\
& +(0.02+j 0.1) p . c . & & 33 k V \text { cable } \\
& & & \\
Z_{\text {tot }} & =0.539+j 25.133 p . c . \text { on } & \text { 100MVA base }
\end{array}
$$

The $X / R$ ratio, or ' $Q$ factor' for the supply circuit is then:

$$
Q=46.6
$$

The individual furnace $33 \mathrm{kV} / 500 \mathrm{~V} \Delta-\Delta$ transformers are not considered here because there are no records for the currents and voltages in the secondary circuits.

Also not shown in Figures 2.1 and 2.2 is a $Y-Y$ connected earthing transformer for the 33 kV circuit. This transformer has a high impedance connected from the primary star-point to earth, to ensure that the otherwise isolated system does not depart from an earth reference. This transformer was judged to be unimportant in that its contribution towards the source impedance and its effects on current imbalances were negligible.

There were no connections to other consumers at 33 kV , therefore the Point of Common Coupling (PCC) is at 275 kV .

The short circuit level, $S_{C}$, of the furnace installation is shown in Appendix $A$ to be 87.46MVA. The importance of this value relative to the fault level at the point of common coupling is discussed further in Part 3.3, with particular emphasis on the voltage flicker levels that are to be expected.

### 2.2.2 Measurements made at 33kV

Data acquisition at the Templeborough installation was by means of a digital recording and measuring (DREAM) system which has been widely used in power system studies ${ }^{[81,82]}$.

The equipment and its possible operating modes are described in great detail in CEGB internal documents and need not be repeated here. However, the principal features of the mode used at Templeborough are:
(i) Simultaneous sampling of eight analogue signals every 800 microseconds.
(ii) Each sample has 15 data bits plus one sign bit. Quantisation noise is thus -90 dB relative to the full scale signal.
(iii) Digital storage on magnetic tape in blocks of 2048 Bytes up to a maximum of 30 MBytes per tape.

Long-term studies may be made using repetitive short samples, but for this application a continuous stream of data was recorded, the length of which is limited only by the magnetic tape spool capacity.

Recordings of line current were made using current transformers (CTs) developing a voltage across resistors for conversion to a digital value.

Y-connected $33 \mathrm{KV} / 110 \mathrm{~V}$ voltage transformers (VTs) supplied the three phase voltages for ADC conversion. It could not be ascertained whether the star point of these VTs was connected to any neutral or earth reference. The continuaily changing imbalance of the system voltages and a floating star point may then have given rise to measurement of 'phase' voltages unrepresentative of the true system phase voltages.

To eliminate the possibility of studying misleading voltage measurements, the equivalent line voltages were calculated for every set of data samples. These derived line voltages were then independent of any neutral reference, and would give a true measurement of the three phase system voltages.

### 2.2.3 Selection of Data

Study of the reproduction of large amounts of Templeborough data by chart recorder at CEGB headquarters revealed a particularly interesting section. The record corresponded to one 56MVA furnace operating in isolation from others, and effectively supplied through its own supergrid transformer (SGT).

The data for this period was transferred to magnetic tape for use at Liverpool University. Appendix $B$ describes in detail the operations required to recover analogue data from the digital magnetic tape recordings supplied to the University. The voltage and current recordings used for the studies are shown in Figures 2.3 (a), (b) and (c).





$\because$ :FANMNMANANAMAMAADNAA






$:$ :(ANANANANANANANANALANANG

### 2.3 THE PHYSICAL MODEL OF ARC FURNACE AND SUPPLY

Section 2.1 above discusses, in broad terms, the requirements for a laboratory model. The methods used to fulfill those requirements will now be presented.

### 2.3.1 The Model's Supply

Modification of the laboratory 200 V three-phase supply to that shown in Figure 2.4 provided a source with a per-phase impedance of

$$
z_{s}=(0.0165+j 0.0073) \text { Ohms }
$$

This impedance, with an $X / R$ ratio of 0.4 , is not intended to model exactly the real 275kV Sheffield ring. The impedance is, however, of such a low value that it will be almost negligible compared to the impedances of the equipment it is to supply (2.3.3 below).

### 2.3.2 Line Current Reproduction

It was desired that a scale model of a particular arc furnace installation should be subjected to the same form of non-sinusoidal currents that the real installation suffered. This demanded a variable impedance capable of very fast response - in fact the frequency response had to be at least within the range $20-80 \mathrm{~Hz}$ to allow the critical $0-30 \mathrm{~Hz}$ modulations of the 50 Hz carrier to be impressed upon the system, without distortion away from the driving signal. The driving signal would, of course, be derived from the recordings of the on-site current measurements at 33 kV .

A feasibility study was undertaken, using a professional audio power amplifier is a 'current sink'. Using such a device for the variable load offered the advantages of easily controllable gain that would be practically uniform from 20 Hz to 20 kHz , and a short development time for the prototype system.


Fig. 2.4 : The laboratory supply from 6.6 kV

An analogue input to the power amplifier was required, which would represent the line current waveform at 33 kV . The necessary data was available on magnetic tape, and this was transferred via punched paper tape to a flexible microcomputer system dedicated to driving the power amplifier input. This method allowed many different sections of data to be applied to the variable load, including waveforms purely synthesized on the mainframe computer for test purposes.

The results of the feasiblity study were encouraging ${ }^{[66]}$, and an extension to three-phase operation was undertaken.

The block diagrams illustrating the system used for the three-phase arc furnace model are given in Figure 2.5 (a), (b), (c).

A problem identified early in the project was the 800 microsecond sampling period used for the CEGB measurements and recordings. Although sufficiently small for data analysis, with a Nyquist frequency of 625 Hz , the step lengths for current waveform reproduction were large. Figure 2.6 illustrates the step waveform produced with no smoothing.

Physical smoothing with low-pass filter networks could not achieve a suitable waveform. The data was therefore modified on the mainframe computer before punch tape output. Various interpolation and curve-fitting procedures were studied, and the method of least-squares cubic-spline approximation used to obtain three extra data points between each pair of recorded values. This reduced the time between data points from 800 microseconds to 200 microseconds. The computational principles and their practical application are further detailed in Appendix $C$.

The interpolation routines could easily be adjusted to produce any number of data points from the original samples. The obvious restriction, apart from punch tape length, was the capacity of the microcomputer memory.


Fig 2.5(a) : Arc furnace model mainframe computer data processing

Punch tape input


Fig. 2.5(b) : Arc furnace model use of data by microcomputer


Fig. 2.5(c) : Arc furnace model -


Fig. 2.6 : 800 microsecond quantisation of a 50 Hz waveform


Fig. 2.7 : Low pass filter cut-off characteristics

The microcomputer chosen for the feasibility study, and subsequently used in the full laboratory model, was the Rockwell AIM-65 system ${ }^{[83,84,85]}$. The main features are:
(i) R6502 8-bit processor driven at 4 MHz
(ii) 64 K bytes of addressable memory
(iii) ROM resident 8 K byte monitor program for single-key commands, including editor for simple data entry and manipulation
(iv) ROM-resident 4 K byte R6502 assembler
(v) Single line display, thermal printer and full-size keyboard

A Dram Plus multi-purpose expansion board ${ }^{[86]}$ provided 16 K bytes of dynamic RAM and two R6522 Virtual Interface Adaptors (VIAs) each providing two independent 8 bit $1 / 0$ ports.

Appendix $D$ gives program listings and operating details for the AIM-65 microcomputer system used to regenerate the arc furnace current waveforms.

The memory map of the final system is shown in Table 2.1. This shows that 28,672 memory locations were avallable for waveform data storage in EPROM.

Table 2.2 shows how this storage space could be used to give a range of 50 Hz cycles of recorded waveforms depending on the number of channels required and the number of data points output per 50 Hz cycle.

Only two current outputs were required to the model, since $i_{B}=-\left(i_{R}+i_{Y}\right)$ at all times. Using this summing technique at a point in the system near to the power amplifier inputs ensured that amplifiers would not be acting in opposition if a fault occured in the signal conditioning circuit. This technique was reasonable because $i_{R}+i_{Y}+i_{B}=0$ at the arc furnace, with the melt pool acting as the star point of the load.

| Address | Use | Locations for Waveform Storage |
| :---: | :---: | :---: |
| $\begin{aligned} & 0000 \\ & \text { OFFF } \end{aligned}$ | $4 \times 1 \mathrm{~K}$ byte On-board RAM | - |
| $\begin{aligned} & 1000 \\ & 1 \mathrm{FFF} \end{aligned}$ | $4 \times 1 \mathrm{~K}$ byte <br> Dynamic Expansion RAM | - |
| $\begin{aligned} & 2000 \\ & 2 \mathrm{FFF} \end{aligned}$ | $4 \times 1 \mathrm{~K}$ byte <br> Dynamic Expansion RAM | - |
| $\begin{aligned} & 3000 \\ & 3 \text { FFF } \end{aligned}$ | $4 \times 1 \mathrm{~K}$ byte <br> Dynamic Expansion RAM | - |
| $\begin{aligned} & 4000 \\ & 4 \mathrm{FFF} \end{aligned}$ | $4 \times 1 K$ byte <br> Dynamic Expansion RAM | - |
| $\begin{aligned} & 5000 \\ & 5 \mathrm{FFF} \end{aligned}$ | $2 \times \mathrm{R} 6522 \mathrm{VIA}$ | - |
| $\begin{aligned} & 6000 \\ & 6 F F F \end{aligned}$ | $1 \times 4 \mathrm{~K}$ byta EPROM | 0-4,095 |
| $7000$ | $1 \times 4 \mathrm{~K}$ EPROM | 4,096-8,191 |
| $\begin{aligned} & 8000 \\ & 8 \mathrm{FFF} \end{aligned}$ | $1 \times 4 \mathrm{~K}$ EPROM | 8,192-12,287 |
| $\begin{aligned} & 9000 \\ & 9 \text { 9FFF } \end{aligned}$ | $1 \times 4 \mathrm{~K}$ EPROM | 12,288-16,383 |
| AOOO AFFF | AIM-65 Printer, keyboard, display, I/O etc | - |
| $\begin{aligned} & 8000 \\ & \text { BFFF } \end{aligned}$ | $1 \times 4 \mathrm{~K}$ byte EPROM | 16,384-20,479 |
| $\begin{aligned} & \text { COOO } \\ & \text { CFFF } \end{aligned}$ | $1 \times 4 \mathrm{~K}$ byte EPROM | 20,480-24,575 |
| $\begin{aligned} & \text { DOOO } \\ & \text { DFFF } \end{aligned}$ | $1 \times 4 \mathrm{~K}$ byte EPROM | 24,576-28,671 |
| $\begin{aligned} & \text { EOOD } \\ & \text { EFFF } \end{aligned}$ | AIM-65 Monitor | - |
| FFFF | AIM-65 Monitor | - |

Table 2.1 Memory Map of the AIM-65 microcomputer system used for waveform reproduction

| No. of Channels | Number of Data Points Per Cycle |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 25 | 50 | 75 | 100 | 125 | 150 |
| 2 | 573 | 286 | 191 | 143 | 114 | 95 |
| 3 | 382 | 191 | 127 | 95 | 75 | 63 |
| 4 | 286 | 143 | 95 | 71 | 57 | 47 |

Table 2.2 Showing maximum number of complete 50 Hz cycles of recorded data that could be output using only 28 K bytes of EPROM for storage

| Frequency <br> $w_{r} \omega_{c}$ | $0.1 \omega_{C}$ | $0.25 \omega_{C}$ | $0.5 \omega_{C}$ | $\omega_{C}$ |
| :--- | :--- | :--- | :--- | :--- |
| Phase | $-12^{\circ}$ | $-29^{\circ}$ | $-60^{\circ}$ | $-135^{\circ}$ |

Table 2.3 Phase response of a $-60 \mathrm{~dB} /$ decade $10 w$-pass active filter $\omega_{c}=723 \mathrm{~Hz}$

A third output channel from the microcomputer was allowed for in the memory considerations. This was used:
(i) To output the recorded $\boldsymbol{i}_{B}$ for comparison with the $\boldsymbol{i}_{B}$ derived as described above.
(ii) To output the recorded $V_{R}$ for phase and form comparison with the model's $V_{R}$.

Spline interpolation was used for each channel, to give 100 points per cycle from the original 25 points per cycle. This was sufficient to give a smooth waveform after low pass filtering of the DAC output waveform. The low pass filter used had the passband characteristics shown in Figure 2.7.

This filter characteristic was found necessary in order to eliminate severe oscillations, which occurred in early models at the data output frequency of 5 kHz . The filter circuit diagram is given in Figure 2.8. It comprises a $-40 \mathrm{~dB} /$ decade Butterworth cascaded with a $-20 \mathrm{~dB} / \mathrm{decade}$ low pass active filter. The phase response of such a filter is important, and is given in Table 2.3. The 50 Hz current fundamental is at $0.07 \mathrm{\omega}_{c}$, and the varying amplitude modulation components of the distorted 50 Hz signal may be phase-shifted by many degrees. Close inspection of the signal waveforms before and after filtering showed that the effect of this phase delay was extremely slight.

The continuous output from the signal conditioning circuits was fed to the inputs of three commercial power amplifiers. The maximum rating of the 'arc furnace model' was determined by the rating of these power amplifiers. Figure 2.9 shows the limits of VI output available ${ }^{[87]}$. It can be seen that the maximum continuous a.c. power falls-off rapidly above 100 volts and 20 amps when current flow matches voltage polarity. The high inductive current component measured at 33 kV presented the possibility of driving current in opposition to the voltage applied to the amplifiers, and the quadrants of Figure 2.9 show the de-rating necessary.


Fig. 2.8 : -60dB/decade low pass filter circuit diagram


Fig. 2.9 : Power amplifier VI output curves

The transformer coupling at each amplifier output had a $100 / 40$ Volt ratio to ensure that the amplifiers operated at a more suitable point on the VI curves. The negative feedback loop to the power amplifier input ensured that the model line currents exactly matched the demand current output from the AIM-65 microprocessor via the signal conditioning circuits. Thus the impedances of the output coupling transformers could be neglected, and could be lumped with the amplifiers themselves as the furnace load on the supply system.

It will be shown that $Z_{\text {base }}$ for the physical model is fixed by impedance scaling considerations (Section 2.3.3 below) and hence $V_{\text {base }} / I_{\text {base }}$ will be a constant. The operating level of voltage and current were chosen to be as large as possible to avold measurement and recording difficulties possible with small signal levels and thyristor switching.
$V_{\text {phase }}=40 \mathrm{~V}$ rms lies well within the amplifiers continuous operation curve, allowing:

$$
0 \leqslant I_{\text {phase }} \leqslant 15 \mathrm{Arms}
$$

in the positive or negative current quadrants. This corresponded to the model system operating levels of 100 V and 6 A per phase.

### 2.3.3 Impedance Scaling

The dominant feature of the supply system for the Templeborough arc furnaces (Figure 2.1) is the $275 / 33 \mathrm{kV}$ Super Grid Transformer (SGT), rated at 56 MVA . Its short circuit reactance and resistance greatly exceed the lumped value for all other components between the infinite busbar and the furnace transformer.

Since the $Y-\Delta$ connection introduced specific coupling between the three phases, it was decided that the physical model of the arc furnace supply should also contain a $Y-\Delta$ transformer in order that primary currents could be studied if the need arose.

The per unit values for impedances in the supply system are to bases of 33 kV and 100 MVA , giving a base value of line current of 1.75 kA .

Suitable model system operating levels were chosen as 100 V and 3 A per phase to ensure that the power amplifiers ${ }^{[87]}$ would be well within their operating range. Setting base values of $\mathrm{V}_{\mathrm{L}}=175 \mathrm{~V}$ and $\mathrm{I}_{\mathrm{L}}=3 \mathrm{~A}$ gives

$$
\begin{aligned}
3 \text {-phase VA base } & =\sqrt{3}\left(V_{L} \text { base }\right)\left(I_{L} \text { base }\right) \\
& =909.3 \mathrm{VA}
\end{aligned}
$$

and $Z_{\text {base }}$ (per phase $)=\frac{\left(V_{L} \text { base }\right)^{2}}{3 \text {-phase VA base }}$
$=33.67$ Ohms

These base values were used to specify equipment with impedances suitable to model the real system.

The ratio of resistance to reactance of the $S G T$ is $Q=45.9$. As the physical size of such items of equipment is reduced, the $X / R$ ratio also reduces - a typical value for equipment of 1000 VA rating being approximately 10 . The specifications for the model $Y-\Delta$ transformer emphasized a maximum value for short-circuit resistance which would approximately equal the per unit value of resistance found for the real SGT.
i.e. Rsc $\max =0.00519$ p.u. $\times 33.67$ Ohms $=0.174$ Ohms

Ideally $X_{s c}$ would then be 8.02 Ohms (representing 0.2383 p.1.) but the much reduced $X / R$ ratio for the model transformer will give $X_{S C}$ considerably less than this. This difference between actual and desired reactance could then be overcome with the addition of an inductance with low series resistance in series with the model transformer. Fine adjustment of the value of the series reactance gave a suitable lumped parameter representation of the supply system.

For the 200/175V $Y$ - $\Delta$ transformer:

$$
\begin{aligned}
& R_{S C}=0.124 \text { Ohms per phase wrt } 175 \mathrm{~V} \\
& X_{S C}=0.069 \text { Ohms per phase wrt } 175 \mathrm{~V} \text { at } 50 \mathrm{H}_{z}
\end{aligned}
$$

For each additional line choke:

$$
\begin{aligned}
& R_{\text {series }}=0.80 \text { Ohms } \\
& X_{\text {series }}=9.36 \text { Ohms at } 50 \mathrm{~Hz}
\end{aligned}
$$

Thus the impedance of the $l$ ine choke dominates, and the $X / R$ ratio of the lumped parameters is 10.2 . The magnetising current of the $Y-\Delta$ transformer was found to be 0.8 Amps and non-sinusoidal at rated voltage. It is therefore important that the series line chokes are not inserted between the $Y-\Delta$ transformer and the low impedance supply, since considerable distortion of the voltage waveform results. With the $Y-\Delta$ transformer primary connected directly to the low impedance supply, its magnetising current can be safely ignored.

Although the model's $X / R$ ratio is a factor of four lower than that of the Templeborough system, the inductive reactance remains the dominant component. The ratio of lumped inductive reactances was used to determine the exact base value for line current as follows:

## For the Templeborough System

Lumped impedance
to infinite busbar $=$ SGT impedance + supply impedance

$$
\begin{aligned}
& =(0.00519+j 0.2383)+(0.0+j 0.01) p . u . \\
& =(0.00519+j 0.2483) \text { p.u. }
\end{aligned}
$$

To bases of $100 \mathrm{MVA}, 33 \mathrm{kV}, 1.749 \mathrm{kA}$

For the Analogue Model

Lumped impedance $=$ Line choke $+\gamma-\Delta$ transformer + supply
to secondary of impedance impedance impedance
6.6kV transformer

$$
\begin{array}{rlr}
= & (0.8+j 9.36)+(0.124+j 0.069) \\
& +(0.0165+j 0.0073) & \\
= & (0.9405+j 9.436) \quad \text { Ohms wrt } 175 \mathrm{~V}
\end{array}
$$

Let j9.436 Ohms at 175 V represent j0. 2483 p.u. to bases of 100MVA and $33 k V$.

Therefore, $Z_{\text {base }}$ for the model $=\frac{x \text { Ohms }}{x \text { p.u. }}=j 38.0$ Ohms

Then $\quad V A_{\text {base }}=\frac{\left(V_{\underline{b}} L_{\text {base }}\right)^{2}}{Z_{\text {base }}}=\frac{(175 V)^{2}}{38.0}=805.90 \mathrm{VA}$
And $\quad I_{\text {base }}=\frac{V A}{\sqrt{3}\left(V_{L} \text { base }\right)}=\frac{805.90}{\sqrt{3(175.0)}}=2.659$ Amps
This is only slightly less than the base current value of 3 A initially chosen for the model.

The magnitude of the input signal to the amplifiers was adjusted until the first peak of the model yellow phase line current, $I_{Y}$, representing 1.1978 kA , was:

$1.1978 \mathrm{kA} \times \mathrm{I}_{\text {baseMODEL }} \frac{I_{\text {baseSYSTEM }}}{}$<br>$=1.1978 \mathrm{kA} \times \frac{2.659 \mathrm{~A}}{1.749 \mathrm{kA}}$<br>$=1.81$ Amps

As shown in Figure 2.10.

The signal conditioning circuits and amplifier gains were each adjusted to give exactly balanced amplification for each phase under steady-state sinusoidal conditions.

A circle diagram is shown in Figure 2.11 for the laboratory 200 V 3-phase supply at the receiving end. This diagram gives the lumped supply impedance for the model, and demonstrates how reactive power flow is due to the magnitude of the voltage difference along the line rather than the phase angle between sending and receiving end.

Figure 2.12 shows that currents drawn from the supply have frequency components in the range -20 dB to -50 dB , relative to the fundamental, in the band $1-100 \mathrm{~Hz}$. The power spectrum to 600 Hz is shown in Figure 2.13, with peaks visible at 3 rd , 5 th, 7 th, 9 th and 11 th harmonic frequencies.

Macedo ${ }^{[88]}$ investigated the characteristics of supply impedances, highlighting the possibility of resonant nodes at frequencies up to 19th harmonic. Components of current at such nodes would produce disproportionate voltage fluctuations and would need to be recognised in any study. Calculations ${ }^{\text {[89] }}$ for the real Templeborough system showed that such nodes existed at 6 th and 17 th harmonic (Figure 2.14), due to the combination of system capacitance and inductance.

Any disproportionate voltage fluctuations arising at these frequencies are, however, well outside the range of those necessary for 1 amp flicker analysis.







Fig. 2.12 : $0-100 \mathrm{~Hz}$ power spectra of recorded arc furnace three phase currents




Fig. 2.13 : $0-600 \mathrm{~Hz}$ power spectra of recorded arc furnace three phase currents


Fig. 2.14 : HARPO3 study of the Templeborough supply impedance


Fig. 2.15 : Method used for measurement of line current

### 2.3.4 Safety Sequence

The particular arrangement of the laboratory model allowed a safe sequence of events to be followed for its start-up. Appendix E gives a schematic of the complete laboratory model, and the 'safe-start' sequence. This sequence avoided the application of large voltage transients or current surges to the equiprient, thus allowing protective devices to be graded to the relatively low operating levels. A safety contactor allowed complete disconnection of supplies in the event of danger to personnel.

Measurement of the characteristics of non-sinusoidal waveforms may be attempted in a number of ways. Modern oscilloscopes have now replaced high speed chart recorders for most applications, and digital measurement techniques enable large amounts of data to be stored and retrieved easily.

The study of the success of the laboratory model in reproducing arc furnace supply characteristics was undertaken in three stages.
(i) The accuracy with which the line currents produced by the power amplifiers compared with those line currents measurad at 33 kV at the Templeborough installation
(ii) The voltage fluctuations at 175 V that the model line currents produced, again compared to those measured at 33 kV
(iii) The frequency components of the currents and voltages described above.

Section 2.3.2 describes how the same stream of data is continually cycled through to drive the model's power amplifiers. This meant that the model was operating in a continuous mode, and different measurements could be taken sequentially using the same recording equipment. For (i) and (ii) above, where the measured quantities were studied as a function of time, it was essential that some common time reference be available for comparison between non-concurrent recordings. This was achieved using a short triggering pulse output from the microcomputer driving the power amplifiers. The pulse was output only at the beginning of each complete cycle of the 1.78 second data stream. Further details of this synchro,ising pulse output may be found in Appendix D.

### 2.4.1 Line Current Waveforms

Laboratory recordings of the model waveforms were made using a
0.5 Ohm resistive shunt in each line of the model. The voltage thus developed was fed directly to the $A C$ coupled input of a Gould digital storage oscilloscope. The full specification of this instrument is given in Reference [90].

Figure 2.15 details the recording method. A Bryants 25000 flat bed X-Y plotter was used to present the results in a suitable A4 format.

Figure 2.16 shows the first five 50 Hz cycles of the red, yellow and blue line current waveforms with the data points output from the microcomputer memory presented adjacent to the measurement of line current for direct comparison.

The fine stepped effect on both waveforms is a characteristic of the digital storage oscilloscope and plotter, and should not be confused with the output of quantised data at 5 kHz from the microcomputer. The low pass filter described in Section 2.3.2 attenuates this 5 kHz component, and possible phase errors due to this filter are not apparent in the results.

The magnitude of the line currents was determined by the setting of the 'level adjust' potentiometers (Appendices $D$ and E). In practice the first peak of the yellow line current waveform was always carefully set to equal 1.8 Amps.

Then $=1.8 \mathrm{~A} \times 0.5$ Ohms $=0.9 \mathrm{Volts}$ to oscilloscope

### 2.4.2 Voltage Waveforms

The laboratory model was normally made to cycle over 89 complete 50 Hz cycles of digitally stored data, this being the limit of that which could be stored in the microcomputer memory.


Fig. 2.16 : First 5 cycles of arc furnace model line current

Presentation of results in the time domain in a suitable format suffers in that:
(i) To show all 89 cycles loses much useful detail.
(ii) Showing only one or two cycles may be criticised for being unpresentative.

Figures $2.17(a),(b)$ show the line voltage $V_{B}-V_{R}$ with the model current off and at rated magnitude respectively. There is little value in presenting the open circuit voltage in the fashion of Figure 2.17(a) again, now that it has been shown to be a steady sinusoid. Figure 2.18 repeats Figure $2.17(b)$, with the open circuit voltage level now only indicated by a straight line. The low frequency fluctuations imposed on $V_{B R}$ are clearly evident from the varying level of the voltage peaks.

Figures 2.19 and 2.20 show the corresponding variations for $V_{R}-V_{Y}$ and $V_{Y}-V_{B}$ respectively.

The form of Figure 2.17 is repeated for the first 2.5 cycles only in Figure 2.21. This shows clearly the voltage fluctuations due to the arc furnace model within each cycle for $V_{R}-V_{Y}$.

Figures 2.22 and 2.23 give the corresponding variations for $V_{Y}-V_{B}$ and $V_{B}-V_{R}$ respectively.

Figure 2.24 shows the phase relationship between line voltage and current in the 1 aboratory model for each of the three phases.

### 2.4.3 Power Spectra of Voltage Waveforms

The voltage waveforms presented in Section 2.4.2 clearly show distortion from a sinusoidal form. A precise evaluation of the distortion is difficult when the 50 Hz fundamental is present, and the 'flicker voltage', $V_{f}$, may be obtained if this fundamental frequency is removed.


Fig. 2.17(a) : Arc furnace model open circuit line voltage Vbr
(b) : Vbr with arc furnace model operating


Fig. 2.18 : Vbr with arc furnace model operating



Fig. 2.20 : Vyy with arc furnace model operating


Fig. 2.21 : Detail of distorted Vbr


Fig. 2.22 : Detail of distorted Vyb


Fig. 2.23 : Detail of distorted Vyy
bv


Fig. 2.24 : Arc furnace model three phase voltages and currents

The relevance of $V_{f}$ in these studies is described further in Part 3.1, and Section 8.4 .3 studies the results from a digital model in both the full form and the demodulated form. It is shown that analysis of the power spectral density can give valuable information about the continuous signal in the time domain. A large number of power spectra are used for performance studies in Chapter $V$, and Section 5.2.1 discusses further the procedures available for obtaining a power spectrum, and explains the techniques chosen for the laboratory.

The aim here is simply to present power spectra of the time domain signals seen in 2.4.2 above, in order to demonstrate the laboratory model's ability to reproduce distorted voltages which model those occurring in the full size system.

Each spectrum gives a measure of the power of frequency components which make up the continuous signal. The power components at different frequencies are presented in decibels (dBs) relative to the power in the fundamental component at 50 Hz . Measurements were made using a commercial spectrum analyser ${ }^{[118]}$ with output to an X-Y flat-bed plotter.

Figure 2.25 shows the power spectrum to 250 Hz of a laboratory signal generator producing only a 50 Hz sinusoid. The 3rd harmonic component is visible at approximately -60 dB relative to the fundamental, and noise is present across the spectrum between -75 dB and -80 dB .

Figure 2.26 gives the equivalent power spectrum of the open circuit laboratory supply 1 ine voltage. The $2 n d, 3 r d, 4$ th and 5 th harmonic components are clearly shown above the same noise levels of approximately -75 dB .

Figure 2.27 shows the power spectrum to 500 Hz of the line voltage distorted by operation of the arc furnace model at the rated level of current. Disturbances across the whole spectrum are evident between -45 dB and -65 dB , and the magnitude of the harmonic voltages is also increased slightly by components in the current waveform of the furnace model.


Fig. 2.25 : Power spectrum of 50 Hz test sinusoid


Fig. 2.26 : Power spectrum of open circuit supply line voltage


Fig. 2.27 : Arc furnace model Vry power spectrum to 500 Hz


Fig. 2.28 : Arc furnace model Vry power spectrum to 100 Hz

Chapter III shows that modulation frequencies between 1 Hz and 30 Hz are of primary interest for the investigation of tungsten filament lamp flicker. The power from these modulating frequencies will lie in the sidebands above and below the 50 Hz 'carrier' signal. These are shown more clearly in Figure 2.28 - the disturbance levels of between -50 dB to -70 dB in the power spectrum will correspond to voltage components between -25 dB and -35 dB relative to the 50 Hz voltage waveform.

Figures 2.27 and 2.28 may be compared with Figures 2.29 and 2.30 which show the corresponding power spectra of the line voltage recordings made at 33 kV . This comparison illustrates the success of the model in reproducing the voltage disturbances evident at the Templeborough installation.


Fig. 2.29 : $0-600 \mathrm{~Hz}$ power spectrum of CEGB recorded Vry


Fig. 2.30: $0-100 \mathrm{~Hz}$ power spectrum of CEGB recorded Vry

## CHAPTER THREE

## FLICKER AND ITS REDUCTION

### 3.1 FLICKER

3.1.1 $\quad V_{f}$ - A Flicker Voltage
3.1.2 Frequency Dependence of Flicker
3.1.3 Annoyance Levels
3.2 THE ELECTRIC ARC FURNACE AS A FLICKER SOURCE
3.2.1 The Arc Furnace Melt Cycle
3.2.2 Composition of Melt Baskets
3.2.3 Operators and Electrode Control Systems
3.2.4 Voltage Distortion due to an Electric Arc Furnace Installation

### 3.3 FLICKER LEVELS ON A PARTICULAR FURNACE SUPPLY

 AND ITS LABORATORY MODEL3.3.1 Study for the Templeborough Installation
3.3.2 Study for the Physical Model
3.4 FLICKER REDUCTION
3.4.1 Shunt Reactive Compensation
3.4.2 The Rating of a Reactive Compensator
3.4.3 Control of Static Shunt Reactive Compensators
3.4.4 Performance of Installed Reactive Compensators

### 3.1 FLICKER

The flickering of tungsten filament lamps due to distortion of the supply voltage waveform is not a new phenomenon. A survey in $1956^{[1]}$ associated the occurence of flicker with arc furnace installations connected to the power supply system. Since that time there have been significant advances in the understanding of how various factors in a distorted supply voltage effect flicker perception and annoyance ${ }^{[2-20]}$. Naturally, an understanding of the causes of lamp flicker perception is useful when its reduction is being considered.

### 3.1.1 $\underline{V}_{f}$ - A 'Flicker Voltage'

Dixon and Kendall ${ }^{[8]}$ used the concept of a 'flicker voltage', $V_{f}$, in their studies of annoyance factors for different combinations and magnitudes of frequencies superimposed on the supply voltage waveform. If the distorted waveform is considered as a 50 Hz 'carrier' frequency that is amplitude modulated by any combination of other frequencies, then $V_{f}$ represents the arithmetic sum of those frequency components in the time domain. Figures 3.1(a), (b) show a graphical representation of $V_{f}$ that is often used.
$V_{f}$ can be obtained in practice using 50 Hz notch filters with passband and cut-off characteristics to suit the levels and frequencies of modulation voltage that are to be studied. Digital filtering techniques may also be employed where suitable processing capability is available.

### 3.1.2 Frequency Dependence of Flicker

A distorted supply voltage waveform may easily be synthesised methods include repetitive load switching, on-line computation and electronic modulation techniques ${ }^{[13]}$. $V_{f}$ can then be simply restricted to a single frequency that may be varied at will.


Fig. 3.1(a) : Amplitude modulated 50 Hz supply waveform


Fig. 3.1(b) : Flicker voltage Vf from demodulation


Fig. 3.2 : Normalised sensitivity to flicker frequency


Fig. 3.3 : Example of a cumulative probability curve

The magnitude of $V_{f}$ that gives an annoying level of lamp flicker at a given frequency is highly subjective, it is also related to the environment and activity of the subjects. Research has enabled a weighting curve to be produced ${ }^{[5],[7],[14],[16]}$ (Fig. 3.2). This curve represents the transfer function of lamp + eye + brain, with a distorted voltage as the input and physiological response to lamp flicker as the output. It is clear that flicker voltages with frequencies in the range $2-20 \mathrm{~Hz}$ will cause greatest complaint if the level of $V_{f}$ is constant.

Flicker voltages with frequencies outside of this range cannot be neglected if the relative magnitude of $V_{f}$ is large at such frequencies.

The flicker voltage, $V_{f}$, will rarely be a sinusoid at a single frequency. Any $v_{f}(t)$ can, however, be represented by its spectrum of sinusoids in the frequency domain $v_{f}(\omega){ }^{[91,92]}$. The annoyance effect of non-sinusoidal $v_{f}(t)$ can thus be evaluated using the magnitudes of its individual frequency components.

### 3.1.3 Annoyance Levels

No mention has yet been made of the magnitude of $V_{f}$. Since $V_{f}$ is a measure of the distortion of a sinusoidal supply voltage $V_{\text {fund }}$, it is logical to relate $V_{f}$ to $V_{\text {fund }}$. The UK Electricity Council's 1970 Recommendations ${ }^{[\xi]}$ use the ratio of RMS quantities, but increasing use is being made of the definition

$$
V_{f}(\text { p.c. })=V_{f} \frac{(\text { peak to peak volts) }}{V_{\text {fund }}(\text { peak volts })} \times 100 \text { p.c. }
$$

which is used by the UIE ${ }^{[19]}$.

In most cases $V_{f}(t)$ is not a periodic function but is a stochastic process - random within certain statistical bounds. In such cases an observation lasting only a short time may not be representative of the continuous signal, and the question of how to treat successive observations becomes important. The accepted method in the UK for analysis of flicker measurements is to generate a Cumulative Probability Function (CPF) ${ }^{[14,16]}$.

Figure 3.3 shows an example of a CPF - the ordinate is a percentage probability that the abcissa (the measured quantity) corresponding to a point on the curve will be equalled or exceeded. The percentage probability is based purely on all observations within some time period. Thus all of the observations exceed the lowest measured value, and the probability that this lowest measured value will be exceeded is 100p.c.,

$$
\text { i.e. } \quad P_{100 \text { p.c. }}=X_{\text {min }}
$$

The UK Electricity Council's recommendation ${ }^{[6]}$ is that the RMS ratio $V_{f}$ (p.c.) be used as the measured quantity. The value of $V_{f}$ then corresponding to $P_{1.0 p . c}$. is defined as $V_{f g}$, the gauge-point fluctuation voltage. Obviously for different levels of supply voltage distortion $V_{f g}$ will take a different value. The recommendation ${ }^{[6]}$ is that the $l i m i t s$ for $V_{f g}$ be set at:

$$
\begin{aligned}
& v_{f g}=0.25 p . c . \text { for network voltages up to } 132 \mathrm{kv} \\
& v_{f g}=0.20 \text { p.c. for networks above } 132 \mathrm{kv}
\end{aligned}
$$

These values were chosen in view of tests ${ }^{[7]}$ which showed how a continuous level of fluctuation voltage related to subjective flicker perception:

$$
\begin{aligned}
& v_{f}=0.20 \mathrm{p} . \mathrm{c},-54.0 \mathrm{~dB} \\
& \mathrm{v}_{\mathrm{f}}=0.25 \mathrm{p} . \mathrm{c},-52.0 \mathrm{~dB} \text { Just perceptible, but not annoying } \\
& \mathrm{v}_{\mathrm{f}}=0.30 \mathrm{p} . \mathrm{c},-50.5 \mathrm{~dB} \text { Uncomfortable or intolerable } \\
& \mathrm{v}_{\mathrm{f}}>0.30 \mathrm{p} . \mathrm{c},-50.5 \mathrm{~dB}
\end{aligned}
$$

Later studies ${ }^{[14,16]}$ have shown the importance of frequency-weighting the measured value $V_{f}$, and of using more figures from the CPF le.g. Po.1p.c., P1.0p.c., P3.0p.c.' $P_{10.0 \text {.c. }}$. for a more accurate representation of the flicker severity factor of a distorted supply voltage waveform.

### 3.2 THE ELECTRIC ARC FURNACE AS A FLICKER SOURCE

The non-sinusoidal nature and imbalance of three-phase currents drawn by an arc furnace has already been illustrated, using a block of data from the CEGB recordings, (Fig. 2.3). The severity of these current fluctuations for a given furnace installation is not constant, but a function of several factors:
(i) The point in the arc furnace melt-cycle.
(ii) The type of material to be melted down, and its movement within the furnace crucible.
(iii) The combined effects of electrode control apparatus and human operator actions.

The consequent disturbances of the supply voltage waveform experienced by other consumers will then depend on:
(iv) The point from which their electrical supply is derived (the Point of Common Coupling).
(v) The impedances present between furnace installation, consumer and the 'infinite busbar'.

Each of the above points are now examined in more detail.

### 3.2.1 The Arc Furnace Melt-Cycle

The melt-cycle is defined as the sequence of events normally followed in order to produce usable molten steel from solid constituents. The start of the cycle sees the first 'basket' of metal dropped into the furnace crucible. The electrodes lower and arcs are struck between them and the surface of the metal.

As the electric arc bores down into the heap of metal, the electrodes are lowered. When the electrode tips are below the top of the metal, maximum voltage is applied via the on load tap changer. For this 'bore-down' stage the arcs are now long and maximum energy is transferred to the scrap surrounding the arcs (Figure 3.4(a)). The full power 'bore-down' is continued until much of the metal lies in a molten pool. The arc is then extinguished and a second basket of metal is added. The 'bore-down' process is repeated, then medium power is used when there is little metal projecting from the molten pool - this reduces wear on the refractory lining of the furnace, which would otherwise be exposed to the full power output from the arcs (Figure 3.4(b)).

When all of the metal has been liquified, a sample of the melt indicates how the metal can be refined to give the quality of steel required. Chemical additions are made and refining is carried out with very low power input to the molten pool (Figure 3.4(c)).

Example times for the above processes for a 100 Tonne, 7OMVA furnace are ${ }^{[121]}$ :

$$
\begin{array}{ll}
\text { First Basket Bore-down } & 30 \mathrm{mins} \\
\text { Second Basket Bore-down } & 25 \mathrm{mins} \\
\text { 'Medium Power' melting } & 10 \mathrm{mins} \\
\text { Refining } & 20 \text { mins }
\end{array}
$$

The most severe fluctuations in furnace current occur during the two 'bore-down' periods when large pieces of metal may fall in the immediate region of each arc, which will be operating at full power. Phase to phase short circuit and/or single phase open circuit conditions lasting for several seconds may arise, and the cycle-by-cycle current waveform is mainly non-repetitive, reflecting varying arc length after the extinguishment and re-striking of the arc around current-zero.


Fig. 3.4(a): Arc furnace crucible - bore down


Fig. 3.4(b): Arc furnace crucible - medium power


### 3.2.2 Composition of Melt-Baskets

Each basket of metal to be melted may contain a mixture of the following types of scrap metals:
(i) Turnings - From industrial machining process.
(ii) 'Fragmentised' medium duty steel structures.
(iii) Rod or Billets - probably produced at the same steelworks.
(iv) Slag scrap collected from previous melts.
(v) 'No. 1' scrap - an assortment of heavy and medium duty steel previously cut to fit into crucible.
(vi) Plate iron.
(vii) 'Bales' - a clean scrap steel compressed into large blocks.

The composition of particular baskets is varied to suit the grade of steel required, and to a lesser extent the relative quantities available ${ }^{[121]}$.

Turnings or 'swarf' will give the most consistent arc behaviour and hence the smallest current variations. 'bales' of compressed steel take longest to melt down and their movement in the crucible can create severe fluctuations in arc current.

### 3.2.3 Operators and electrode control systems

Automatic electrode control systems are used on all but the smallest of arc furnaces. Their primary function is to keep the arc current near constant for a given electrode voltage. If the electrode voltage is increased, a larger arc can be sustained and the power input to the furnace is greater.

Short circuits in the furnace cause the electrodes to be withdrawn, open circuits cause them to be lowered. The methods of control need not be discussed here since there is much information in the ifterature ${ }^{[93,94]}$.

Operators in the furnace control room will manipulate furnace transformer on-load tap changers and circuit breakers, and utilise electrode controllers to progress through the melt cycle in a way that they see fit. Thus additional variations will exist for different melt-cycles.

Further information on almost every aspect of electric arc furnace operations is given by Robiette ${ }^{\text {[93] }}$.

### 3.2.4 Voltage Distortion due to an Arc Furnace Installation

A load drawing a non-sinusoidal current from a sinusoidal supply e.m.f. will cause distortion of the voltage at its terminals provided there is some impedance present in the current path.

Figure 3.5 shows a representation of a power system supplying an arc furnace installation and other consumers. The 'point of common coupling' (PCC) is defined ${ }^{[6]}$ as the electrical point nearest to the arc furnace installation to which other consumers are connected.

On a large power system, the reactive components of impedances usually exceed the corresponding resistive components by a factor of at least 20 , thus if
then

$$
\begin{array}{ll}
Z_{s}=R_{s}+j X_{s} & \text { and } \quad Z_{f}=R_{f}+j X_{f} \\
Z_{s}=j X_{s} & \text { and } \quad Z_{f} \simeq j X_{f}
\end{array}
$$

Where $Z_{s}$ and $Z_{f}$ represent the system and furnace impedances respectively. The corresponding phasor diagram for $I=I s=1 f$ lagging $V_{0}$ by a phase angle $\varnothing$ is shown in Figure 3.6. Clearly if $V_{a f} \gg$ IX tot then the arithmetic difference, $\Delta V$, between the voltages $V_{0}$ and $V_{a f}$ can be written:

$$
\begin{aligned}
\Delta V a f & \simeq I \sin \emptyset X t o t \\
\text { and } \quad \triangle V P C C & =I \sin \emptyset X s
\end{aligned}
$$



Fig. 3.6 : Phasor diagram for voltages at system, PCC and furnace installation

Thus the voltage fluctuations at the point of common coupling are primarily due to variations in the reactive component of $I$.

Arc furnaces operate at a power factor of 0.7-0.8 at full load
[93] i.e. Isin $\emptyset=0.6 I$. Thus the reactive component of $I(t)$ is not negligible. The measurements of $i(t)$ (Figure 2.3) were shown to have power spectral density components at levels between -25dB and -45dB in the critical modulation band of $0-30 \mathrm{~Hz}$ (Figure 2.12) - the effect of these current fluctuations is further studied below.

### 3.3 FLICKER LEVELS ON A PARTICULAR FURNACE SUPPLY AND ITS MODEL

A method for predicting the severity of perceived tungsten filament lamp flicker from a knowledge of the arc furnace and supply system details is contained in the UK Electricity Councll Recommendations on arc furnaces and their supply ${ }^{[6]}$. Firstly, this nethod will be applied to the Templeborough power system used for the CEGB measurements (see Section 2.1.1), and secondly to the laboratory model of that system. Impedances in each network may be represented in the form used in reference [6], and repeated in Figure 3.7.

The results may then be related to measured values of the flicker voltage, $V_{f}$.

### 3.3.1 Study for the Templeborough Installation

The voltage depression caused at a point on the supply network to an arc furnace installation is primarily dependent upon two quantities:
(i) The short-circuit power of the arc furnace,
and (ii) The fault level at the point of study.

A quantity $V_{t}$, the Short-Circuit Voltage Depression, is defined ${ }^{[6]}$ as:

$$
V_{t}=\frac{S_{t}}{S_{c}} \times 100 p . c
$$

Where $S_{t}$ and $S_{c}$ are the furnace short-circuit power and fault level at the point of common coupling respectively. The precise definition of these quantities and a discussion of typical values is given in detail in Reference [6] and need not be repeated here.

The short-circuit power, $S_{t}$, of the arc furnace can be either measured directly or calculated from other data ${ }^{[6]}$. A general method for performing this calculation given in Reference [6] is followed in Appendix A. This gives:

$$
\underline{S}_{t}=87.46 \mathrm{MVA}
$$



Fig. 3.7 : Electricity Councll notation for arc furnace supply system


Ampilfiers representing furnace
and fumace transformers

Fig. 3.8 : One line dlagram of the laboratory arc furnace model supply

It will be useful to note the $33 k V$ short circuit current here:

$$
\text { IsC }=\frac{87.46 \times 10^{6}}{\sqrt{3} \times\left(33 \times 10^{3}\right)}=1.53 \mathrm{kA} \text { or } \underline{0.875 \mathrm{p}} . \mathrm{u}
$$

$S_{c}$, the fault level for the point of calculation of $V_{t}$ is easily found:

At $275 \mathrm{kV} S_{C}=\frac{100}{X_{S}{ }^{1}} \quad=8500 \mathrm{MVA}$, giving $V_{t}(275 \mathrm{kV})=1.03 \mathrm{p} . \mathrm{c}$.
At $33 \mathrm{kV} S_{c}=\frac{100}{X_{s}^{\prime}+X_{b}^{\prime}}=400 \mathrm{MVA}$, giving $V_{t}(33 \mathrm{kV})=21.87 \mathrm{p} . \mathrm{C}$.
$V_{f g}$ can now be predicted from $V_{t}$ :

$$
v_{f g}=k_{s} v_{t}
$$

where the 'severity factor', $k_{s}$, is usually in the range 0.09 to 0.15 with a mean at $0.12^{[6]}$.

Thus for $k_{s}=0.09, \quad 0.12, \quad 0.15$
$V_{f g}(275 k v)=0.093 p . c ., 0.123 p . c ., 0.154$ p.c.
$V_{f g}(33 k v)=1.97 p . c ., 2.62 p . c ., 3.28 p . c$.
It will be noted that the theoretical value of $V_{f g}$ at 275 kV is well below the flicker perceptibility threshold of 0.20p.c. described in Section 3.1.3. Tests conducted by the Electrical Research Association (ERA) ${ }^{[6]}$ for the same system support this, in so far as there were no complaints from consumers with the PCC at 275 kV .

### 3.3.2 Study for the Physical Model

If the Templeborough system has been modelled with sufficient accuracy, then the model's values of $V_{f g}$ will be identical to those found in the preceeding section. It will be useful to give an analysis for the physical model, so that the relevance of different impedances may be appreciated.

In section 3.3.1 the furnace short-circuit current, $I_{s C}$, was shown to be 0.875p.u. If the model's current base has been scaled correctly, this will be equivalent to a current of:

$$
\begin{aligned}
I_{\text {SC }} & =0.875 \mathrm{p} . \mathrm{u} . \times \mathrm{I}_{\text {base }} \\
& =0.875 \mathrm{p} . u . \times 2.659 \mathrm{~A} \\
& =2.33 \mathrm{~A}
\end{aligned}
$$

For $V_{L}=1.0 p . u .=175 v$, the short-circuit power is therefore:

$$
S_{t}=\sqrt{3}(175)(2.33)=706 \mathrm{VA}
$$

Figure 3.8 gives a one line representation of the model, with all ohmic impedances referred to 175 volts. Point A corresponds to the 275 kV point of common coupling whilst point B corresponds to the 33 kV busbar.

The model's bases will be repeated here for reference:
$V_{\text {base }}=175 \mathrm{~V}, X_{\text {base }}=38.0$ hms, $I_{\text {base }}=2.559 \mathrm{~A}, V A_{\text {base }}=805.9 \mathrm{VA}$ $x_{s}{ }^{\prime}=0.0056$ Ohms $=\frac{0.0056}{38.0}$ p.u.
$=0.00015$ p.u. to the model's bases

$$
x_{b}^{\prime}=0.069+9.55 \text { Ohms }=\frac{9.619}{38.0} \mathrm{p} . \mathrm{u} .
$$

$=0.2531$ p.u. to the model's bases

Then the Fault Level at A is:

$$
S_{C A}=\frac{805.9}{0.00015}=5.37 \mathrm{MYA}
$$

and at $B$ :

$$
S_{C B}=\frac{805.9}{0.2531}=3184 \mathrm{VA}
$$

These values are calculated using reactive impedance components only, as for the full scale system. However, the $X / R$ ratio for the system is large - typically 20 or more, against the models' $X / R$ ratio of approximately 10 . The error in Sc introduced by not taking account of resistances is thus -0.5 . .c. for the nodel compared to $-0.1 p . c$. for the real system. Although small, these errors should be borne in mind.

To find the short circuit voltage depression, $V_{t}$, at $A$ and $B$ :

$$
v_{t}=\frac{s_{t}}{s_{c}}
$$

Therefore,

$$
\begin{aligned}
& v_{t A}=\frac{705}{5.3710^{6}}=0.013 \mathrm{p} . \mathrm{c} . \\
& v_{t B}=\frac{706}{3184}=22.8 \text { p.c. }
\end{aligned}
$$

and using $V_{f g}=k_{s} V_{t}$
for $k_{s}=0.09, \quad 0.12, \quad 0.15$
$\begin{array}{lll}V_{f g A}=0.0012 p . c ., & 0.0016 p . c ., & 0.0020 p . c . \\ V_{f g B}=2.05 p . c ., & 2.74 \text { p.c., } & 3.42 p . c .\end{array}$

Thus the short-circuit voltage depression at 3 accurately represents that in the real system at 33 kV .
(The real system has $V_{t}=1.05$ p.c. at 275 kV
and $V_{t}=21.87 p . c$. at 33 kV )

This is reasonable if the voltage fluctuations at the 33 kV busbar are to be studied - although in the case of Templeborough this was not the PCC. The disturbance levels at point B (Figure 3.8) will be much higher than those found to be 'just annoying' since the theoratical $v_{f g}$ is approximately 2.0p.c. compared with the 0.25p.c. 1 init ${ }^{[6]}$.

If flicker compensation at this level can be achieved, then any improvement factor will still hold true for voltage disturbances further away from the flicker source.

Figure 2.30 showed the power spectral density of the red-yellow line voltage derived from the CEGB recordings at 33 kV . The section of data corresponds to those 90 cycles used by the physical model, and it was presented in Section 2.4 .3 to allow comparison of 33 KV and modelled line voltage power spectra.

Communication theory ${ }^{[92]}$ would present the power spectrum of a simple amplitude modulated carrier wave as sidebands symmetrical about the carrier frequency. The total signal power $P_{\text {TOT }}$ is related to the carrier power $P_{c}$ and the modulation index ' $m$ ' as:

$$
P_{T O T}=P_{C}\left(1+\frac{m^{2}}{2}\right)
$$

with power $\frac{P_{8} m^{2}}{}$ in each sideband.
The arc furnace non-sinusoidal current's power spectra (Figure 2.12) show reasonable symmetry about the 50 Hz fundamental frequency. But the corresponding power spectra for the distorted supply voltage (Figure 2.28) show that the frequency components in the upper sideband have slightly higher powers than the frequency components in the lower sideband. Such an effect may be caused by a system impedance that varies in the range $0-100 \mathrm{~Hz}$, with a shunt inductance component becoming relevant at very low frequencies.

### 3.4 FLICKER REDUCTION

Chapter I introduced a variety of methods for reducing the levels of flicker at a PCC. Each method achieves a reduction in the flicker voltage, $V_{f}$, as a proportion of the 50 Hz fundamental. This objective may be achieved either by reducing the impedance across which $V_{f}$ is generated, or by altering the components of the currents that generate $V_{f}$. It is worthwhile to remember here that $V_{f}$ may be resolved into many frequency components, with those centred around 8 Hz having annoying effects at very low levels.

Once it has been decided to attempt flicker reduction by connection of a device in parallel with a varying load, careful thought must be given both to the characteristics of the load and to the requirements for the shunt-connected compensator.

### 3.4.1 Shunt Reactive Compensation

The electrical supply to high power installation is generally of such a rating that the $Q$ factor of the equipment is greater than 20 . It can easily be shown (Section 3.3.2) that for sinusoidal conditions it is the contribution of the reactive component of the current that dominates in the voltage drop across an impedance $Z=R+j X$ where $X / R \geqslant 20$ (Figure 3.6).

It is for this reason that REACTIVE compensation has been accepted and used for the control of voltage changes due to large fluctuating loads.

Miller-55] provides an excellent reference text on a wide variety of reactive compensation techniques. He and others $[43,44,45,46]$ identify the Thyristor Controlled Reactor (TCR) as being able to offer the performance necessary for arc furnace voltage flicker reduction.

Point on wave control of thyristor firing results in non-continuous inductive currents in each TCR branch (Figure 3.9). Control of the firing angle ' $\alpha$ ' thus controls the compensator load on the power system.

When the arc furnace demand is high, often approaching short circuit, the shunt compensator demand is set low. The compensator demand is then set high to compensate for a low furnace demand.

Ideally then, the changes in furnace demand will be inversely matched by the balancing TCR. The magnitude and phase of the current drawn from the supply will then be constant. For the case where the balancing is achieved by an inductive system, the current drawn from the supply will remain constant at the maximum value drawn by the furnace installation, i.e. short circuit. This will be at extremely poor power factor ( $=0.1$ ), and may therefore require further reactive compensation in the form of fixed capacitor banks at the load.

Such capacitor banks simply shift the mean reactive power demand of the dynamically balanced load nearer to zero, thus lowering the magnitude of current through the supply impedance and increasing the load voltage. In practice the fixed capacitors will have values calculated to create a tuned circuit with existing inductances, to act as harmonic filters.

A circuit tuned to absorb harmonic current components is often necessary, due to the non-continuous form of TCR branch conduction.

Fourier analysis of the TCR branch current waveform shown in Figure 3.9 enables the RMS value of the $n^{\text {th }}$ harmonic current component to be calculated ${ }^{[95]}$ as:

$$
\begin{aligned}
& I_{n}=\frac{4}{\pi} I_{0}\left[\frac{\sin (n+1)_{\alpha}}{2(n+1)}+\frac{\sin (n-1)_{\alpha}}{2(n-1)}-\cos \alpha \frac{(\sin n a)}{n}\right] \\
& I_{0}=\frac{V}{X_{L}} \text { and } n=3,5,7,9 \ldots \ldots
\end{aligned}
$$

Where


Fig. 3.9(a) : Shunt reactive compensation principle


Fig. 3.9(b) : High furnace demand and low compensator demand


Fig. 3.9(c) : Low furnace demand and high compensator demand

Maximum amplitudes are then $5.05,2.59,1.05$ percent for 5 th, 7 th and 11 th harmonic currents respectively. The total harmonic content is a maximum of approximately 5 percent, occuring at $\alpha \simeq 20^{\circ}$.

Several stages of $Y$-connected capacitor banks may then be used, each rated for a different harmonic frequency $[37,96,97,98]$. Using a TCR to balance the rapid variations in reactive power demand by the arc furnace then has the advantages of:
(a) Continuous control of compensating currents between zero and maximum values.
(b) Fast variation in demand - changes in the conduction angle may be made every 50 Hz half cycle.

### 3.4.2 The Rating of a Reactive Compensator

Having understood the principle of shunt reactive compensation using a TCR, we must decide the details of its construction - in particular its rating. Any compensator equipment will be connected in parallel with an arc furnace installation to achieve a given flicker 'improvement factor', IMP, defined as:

$$
\text { IMP }=[1 \text { - Compensated flicher Voltage } \text { Uncomplensated flicher Voltage }] \times 100 \%
$$

Flicker severity is itself a function of both the system fault level and the furnace installation short circuit power (Part 3.3), and the TCR VAR rating is then proportional to:
(a) The required improvement factor.
(b) The arc furnace installation's short circuit MVA.
(c) The supply system fault level.

Furthermore, compensator performance is inextricably linked to its met'nod of control. TCR rating may be calculated from theory exactly in accordance with (a),(b),(c) above and yet be unable to give any flicker improvement, solely due to its method of phase angle control.

It was decided to investigate the method of control of a three-phase TCR rated adequately for full reactive power compensation. Subsequent refinements in the phase angle control system could then offer the substantial benefit of reduction in TCR rating for a given improvement factor.

The Templeborough arc furnace installation has direct relevance to this project, and will therefore be studied between the two extremes of arc furnace operation: Open circuit to short circuit. If a TCR's operating range extends to both of these conditions, then a control system will have available the resources to match the most onerous fluctuations of the arc furnace load.

Not all electrical parameters are known. We are able to give the exact electrical representation of the furnace supply as far as the furnace transformer, and it is known that the arc is equivalent to a variable resistance ${ }^{[93,99,100]}$, therefore the equivalent circuit of Fig. 3.10(a) is missing only the unknown values of $R_{u}$ and $X_{u}$. $R_{k}$ and $X_{k}$ are the lumped known parameters of the furnace installation's supply.

They were given in Section 3.2.1 as:

$$
\begin{array}{ll}
x_{s}^{\prime}=1.2 p . c . \\
x_{b}^{\prime}=23.833 p . c . & R_{b}^{\prime}=0.519 p . c . \\
x_{a}^{\prime}=89.3 \text { p.c. }
\end{array}
$$

on 1001AVA base, giving a furnace short-circuit level of 37.46MVA.


Fig. 3.10(a): Templeborough supply one line diagram with percentage impedances to 100 MVA base


Fig. 3.10(b) : Templeborough supply one line diagram with derived equivalent ohmic impedances

Only values of reactance are used in the short-circuit level calculations ${ }^{[6]}$, since resistive components are generally relatively small and often unknown. An analysis including circuit resistive components, however, will be of great benefit in understanding circuit power factor and other parameters.

Knowing the furnace short-circuit level, $S_{t}$, and letting the furnace transformer secondary voltage be $V_{L V}$, then the arc current has a range of tens of thousands of amps:

For $V_{\text {base }}=V_{L V}=580 \mathrm{~V}$, and $V A_{\text {base }}=100 \mathrm{MVA}$ :

$$
z_{\text {base }}=3.364 \mathrm{milliohms}
$$

We know that the $X / R$ ratio of the supply transformer is approximately 45 , therefore assume $X / R \simeq 40$ for the complete supply system to the furnace.
$S_{t}=87.46 \mathrm{MVA}$, and $V_{L V}=580 \mathrm{~V}$ gives:

$$
I_{S C}=87,060 \text { Amps } \angle 88.6^{\circ} \text { 1agging }
$$

Therefore the total supply impedance will be:

$$
\begin{aligned}
Z_{\text {tot }} & =3.846 \mathrm{milliohms} \angle 88.6^{\circ} \\
& =0.094+j 3.845 \mathrm{milliohms}
\end{aligned}
$$

The values for $X_{s}^{\prime}, X_{b}^{\prime}$ and $R_{b}^{\prime}$ are known and were given above.

Their corresponding ohmic values are:

$$
\begin{aligned}
& x_{s}^{\prime}=00404 \mathrm{milliohms} \\
& x_{b}^{\prime}=0.8017 \mathrm{mil1iohms} \\
& x_{u}=3.003 \mathrm{milliohms}
\end{aligned}
$$

then

Let

$$
R_{s}^{\prime}=\frac{x_{s}}{40}=0.001 \mathrm{mil1iohms}
$$

then

$$
\mathrm{R}_{\mu} \simeq 0.075 \mathrm{milliohms}
$$

The equivalent circuit so derived is given as Fig. 3.10(b). This one-line diagram shows per phase values, therefore:

$$
\begin{aligned}
\text { VA } & =\sqrt{3}(580) I \\
\text { Arc Power } & =3 I^{2} R_{A R C} \\
\text { Supplied Power } & =\text { Arc Power }^{2}+3 I^{2}\left(R_{u}+R_{b}^{\prime}\right) \\
\text { Supplied VAR } & =3 I^{2}\left(X_{b}^{\prime}+X_{u}\right) \\
\text { Power Factor } & =\frac{\sum_{R}}{\sum z}
\end{aligned}
$$

The quantities are plotted against circuit current in Figure 3.11, and the equivalent 'circle diagram' from the same results is shown in Figure 3.12.

Figure 3.11 shows that maximum power transfer to the arc furnace installation occurs at $61 \mathrm{kA}, 0.707 \mathrm{p} . \mathrm{f}$. and 61MVA. In practice this point is not within the normal operating range ${ }^{[93]}$. The full load working current for the 56MVA furnace is shown to be at a p.f. of approximately 0.8.

Furnace reactive power swings are:

Open circuit to short circuit $=87$ MVAR, $1.6 \times$ Furnace Rating Normal operating range $=35 M Y A R, 0.63 \times$ Furnace Rating

A survey of published ratings of $T C R$ type shunt compensators installed for arc furnace voltage flicker reduction is summarised in Table 3.1. The range of compensator rating $(C)$ to furnace rating (F), C/F, varies between 1.1 and 0.37 . Unfortunately these ratios cannot be correlated with details of the system fault levels, nor with any measured improvement factor, since such information is often excluded from published work.


Fig. 3.11 : Arc furnace parameters as a function of current

Fig. 3.12 : Arc furnace circle dlagram

| ITEM | DATE | FURNACE installation |  | REACTIVE COMPENSATOR |  | MANUFACTURER | REF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CAPACITY | RATING <br> (MVA) | $\begin{gathered} \text { FIXED } \\ \text { MVA } \\ \hline \end{gathered}$ | $T C R$ MVA |  |  |
| 1. | 1973 | 50 | 30 | - | 18 |  | [43] |
| 2. | 1974 | 30 | 18 | - | 20 |  | [43] |
| 3. | 1975 | 50 | 30 | - | 25 | Nissin | [43] |
| 4. | 1976 | 20 + 50 | $10+36$ | - | 18 | Elactric | [43] |
| 5. | 1976 | $20+20$ | $12+12$ | - | 9 | Company | [43] |
| 6. | 1976 | $20+15+15$ | $12+6.25$ | - | 12 |  | [43] |
| 7. | 1977 | $30+15$ | + 6.25 | - | 23 |  | [43] |
| 8. | 1978 | $60+40+20$ | $25+25+12$ | 36 | 30 | Oy Mokia Ab | [44] |
| 9. | 1978 | $100+100$ | $72+72$ | 146 | 120 | Mitsubishi | ¢45] |
| 10. | 1978 | 20 | $4.6+15$ | 14.7 | 9.5 | EDF | [45] |
| 11. | 1981 | - | $65+65$ | - | $65+65$ | - | [104] |

Table 3.1 : Summary of published details of installed TCR schemes for arc furnace static shunt compensation

Figure 3.11 shows that the reactive power swing over the normal working range of the arc furnace is $0.63 \times$ Furnace MVA rating, and this MVA value was used for the intial TCR compensator study (Section 4.1.1).

### 3.4.3 Control of Static Shunt Reactive Compensators

The function of the control system, for a compensator incorporating thyristor-switched reactors or capacitors, is simply to control conduction in the compensator limbs by means of point on wave switching. This principle has been used successfully for many years, where closed-loop systems effect control of static compensators for transmission line voltage support $[37,38,39,101,102]$.

The simplest closed-loop system will compare a rectified measured system voltage with same d.c. reference signal. The derived error signal is then used by a proportional control section to determine TCR firing angles ${ }^{[102]}$.

Other feedback parameters, such as currents and reactive power, may be added and used by a more complex firing angle controller ${ }^{[63]}$. The controller may refer to a pre-set relationship between system admittance and compensator susceptance to set the thyristor firing angles ${ }^{[38,101]}$. Positive and negative sequence voltages are easily calculated from the three-phase system voltages, and have found use in some systems, where phase imbalance is to be corrected by an overall three-phase controller rather than by three individual systems $[38,39]$.

In any such closed loop control system, the control loop will take a finite time to respond to system changes, and the delay may comprise:
(a) $T_{D}$, a pure time delay or 'transport delay' between a control system's 'decision' and the required action.
(b) $T_{C}$, the time constant of the control system.

In the context of voltage support for large systems, where compensation may be for widely distributed loads, such time delays rarely cause control difficulties. Indeed the response may be heavily damped deliberately to avoid instability of the large system.

When investigating the response of closed-loop systems, classical control theory ${ }^{[103]}$ enables Laplace transforms to be used to great benefit. In particular, the transfer function of the system will show the response of the output, $C$, for any input, $R$.

For a time constant, $T_{C}, C(t)=\frac{K}{T_{C}} \exp \left[-t / T_{C}\right] R(t)$
the Laplace transform is $C(s)=\frac{K}{1+s T C} R(s)$

Where $K$ is the open loop gain of the system.
Adding a pure time delay modifies the transfer function to:

$$
\frac{C(t)}{R(t)}=\frac{K}{T_{C}} \exp \left[-\left(t-T_{D}\right) / T_{C}\right]
$$

with Laplace transform:

$$
\frac{C(s)}{R(s)}=\frac{K}{1+s T C} \exp \left[-s T_{D}\right]
$$

This transfer function may then be used to represent TCR compensator feedback control ${ }^{[40,126]}$. If the input to the control system is an uncompensated reference flicker signal $R(t)$, and the response of the system is the controlled output $C(t)$, then the flicker improvement factor, IMP, may be expressed as:

$$
\text { IMP }=1-\frac{\text { Compensated Flicker Voltage }}{\text { Uncompensated Flicker Voltage }}=1-\frac{C(t)}{R(t)}
$$

The Laplace transform above then gives:

$$
M M P=1-\frac{C(s)}{R(s)}=1-\frac{K}{I+s T_{C}} \exp \left[-s T_{D}\right]
$$

in the frequency domain.

The steady state gain and phase of the control system may be found by substituting for $s=j \omega$ in the transfer function, giving:

$$
\begin{aligned}
& \frac{K}{1+j \omega T_{C}} \exp \left[-j \omega T_{D}\right] \\
&= \frac{K}{1+{ }^{2} T_{C} 2} \\
&\left(\cos \omega T_{D}-\omega T_{C} \sin \omega T_{D}\right)-j\left(\sin \omega T_{D}+\omega T_{C} \sin \omega T_{D}\right)
\end{aligned}
$$

Ashmole ${ }^{[32,40]}$ shows how the compensator improvement factor varies with frequency for different values of compensator time constant $T_{C}$.
$T_{C}$ and $T_{D}$ will vary according to the closed loop control scheme used. The 'transport delay', $T_{D}$, may be reduced practically to 5 milliseconds for most compensator schemes, but the time constant, $T_{C}$, is generally longer. $T_{C}$ will be affected by filtering, sampling or processing circuitry, and a value of $T C \simeq 20$ milliseconds would be considered as fast compensator closed loop control.

Given values of $T_{C}$ and $T_{D}$, the gain and phase of the control system's transfer function may be calculated over a range of operating frequencies. Results from such calculations are plotted in polar form in Figure 3.13 with per unit gain and phase angle shown for $T_{C}=5,10,20$ milliseconds for fixed $T_{D}=5$ milliseconds. Each characteristic shows that reasonable gain may be obtained with phase delays of up to $\pi / 2$ radians. Positive feedback is encountered in the third quadrant.

Most important for flicker frequency compensation is effective attenuation in the $0-30 \mathrm{~Hz}$ disturbance frequency range. Figure 3.13 shows clearly that true negative feedback is only obtained up to 15 Hz for $T_{C}=20$ milliseconds, compared to 28 Hz when $T_{C}=5$ milliseconds. The corresponding frequencies at which positive feedback is encountered are 55 Hz and 65 Hz respectively. System gain at the critical frequency of 8 Hz for $T_{C}=20$ milliseconds is only 65 p.c. of that given by a system with $T_{C}=5$ milliseconds.


Fig. 3.13 : Polar plot for control system gain and phase

In practice, ${ }^{\top} C=5.0$ milliseconds would prove difficult to obtain, and amplification of higher frequencies of distortion are particularly undesirable given the low threshold levels for flicker perception. It is possible that closed loop control schemes will therefore give negative flicker improvement factors ${ }^{[32,40]}$, particularly when the irregular nature of the arc furnace load is considered.

The point at which the improvement factor changes sign from positive to negative will be called the cross-over frequency, and its position in the frequency band is of prime importance in any compensation performance study.

High speed reactive compensator systems may be engineered using open loop rather than closed loop control. The accuracy available with closed loop systems will be lost, but a less accurate high speed system may be of more benefit for flicker compensation.

Miller ${ }^{[95]}$ describes one form of open loop (feed forward) compensator control that requires pre-programming of TCR conduction angle as a function of load admittance, and Cooper ${ }^{[41]}$ gives an introduction to two open loop schemes using integral of voltage control for response within one 50 Hz half cycle.

It was the aim of this research project to investigate fast methods of control of TCR firing angle in the range $90^{\circ} \leqslant a \leqslant 180^{\circ}$ from voltage zero, with a speed of response not greater than 10 milliseconds.

### 3.4.4 Performance of Installed TCR Compensators

This section will summarise the published results of the application of TCR compensators for voltage flicker reduction. Any successful schemes may then suggest useful areas for further study in the laboratory. Table 3.1 (Section 3.4.2) gave published rating details for a number of schemes, and a results summary is given in Table 3.2.


## Table 3.2 : Summary of published TCR flicker compensation results based on schemes listed in table 3.1

There are schemes offering reasonable evidence of a reduction of the power in flicker modulation frequencies, they use fast open loop control methods measuring both busbar voltage and load current. Multiplication or addition of these parameters is then used for comparison with a pre-set characteristic or level $[43,45]$.

This process is restricted to each half cycle, and thus speeds of response between 5 milliseconds and 10 milliseconds are claimed.

The highest cross-over frequency evident is at approximately $20 \mathrm{~Hz}{ }^{[45]}$, but none of the schemes studied use an internationally recognised flicker meter to obtain an improvement factor.

## CHAPTER FOUR

A SIX-PULSE THYRISTOR-CONTROLLED REACTOR

### 4.1 THE LABORATORY MODEL THYRISTOR CONTROLLED <br> REACTOR

### 4.1.1 Modelling Requirements

4.1.2 Control Requirements

### 4.2 MICROPROCESSOR CONTROL

4.2.1 System Operations
4.2.2 Sampling
4.2.3 The Control Algorithm
4.2.4 Control Variables
(i) Sample Loop Delay
(ii) Reference Sinusoid (iii) Integration Limit

### 4.3 STEADY-STATE TUNING AND PERFORMANCE

### 4.3.1 Thyristor Firing and Conduction Limits

4.3.2 Phase Balancing
4.3.3 Steady-State Reactive Compensation Theory
(i) Open Circuit Voltage Control
(ii) Shunt Load TCR Compensation

### 4.4 USE OF THE TCR UNDER NON-SINUSOIDAL CONDITIONS

### 4.1 THE LABORATORY MODEL THYRISTOR CONTROLLED REACTOR

Section 3.4.2 gave a VA rating for a shunt reactive compensator to suit the laboratory arc furnace model. Such a small scale model will have inherent differences in performance from any full size compensator, and these differences should be understood.

The main advantage of a small scale model is flexibility at low cost, and a major objective of this research project was to allow many different control methods to be studied for a given compensator arrangement. The arrangement of the reactances and thyristor switch circuits is given below, with a brief study of the principles of variable phase inductive conduction.

### 4.1.1 Modelling Requirements

Full scale Thyristor Controlled Reactors (TCRs) presently have three-phase ratings up to $120 \mathrm{MVA}^{[45]}$, and current thyristor technology allows direct connection of thyristor switch assemblies to $33 k V^{[44,45]}$. In such equipment series voltage sharing is necessary, and parallel current sharing with built-in redundancy is operationally desirable. For modelling purposes these switch assemblies may be represented by a single low cost thyristor of a suitable rating, that has the required turn-on and turn-off characteristics.

The rating of the uncontrolled three-phase shunt reactor shown in Figure 4.1 is simply:

$$
C=\frac{3 V_{f}}{\omega L_{c}}{ }^{2} \text { VAR }
$$

Figure 4.2 shows how the compensator rating, $C$, varies with $L_{C}$ for a $175 \mathrm{~V}, 50 \mathrm{~Hz}$ system. Atso shownare-the-equivatent-reactive power swings-of-the-are-furnaee-medelo


Fig. 4.1: A fixed delta-connected shunt reactive compensator


Fig. 4.2: Compensator 3-phase rating as a function of branch inductance

The reactive power swings in the normal working range of the arc furnace model can be met by a compensator rating, $C$, of 0.63 tines the model furnace rating, $F$, of 452VA (Section 3.4.2).

A coil having 1.0 Henry of inductance gives a compensator rating, $C$, of 286.5 VA and then $C / F=0.63$.

The coils used in the compensator branches were specially wound in copper strip to give an $X / R$ ratio high with respect to their operating VA. An adjustable air gap between C-cores was designed to avoid saturation of the laminated iron cores, and facilitate changing of inductance values using an adjustable clamping system.

The impedances in the compensator branches were then:

| Branch 1, | $Z_{1}=(0.70+j 333.01)$ |
| :--- | :--- |
| Branch 2, | $Z_{2}=(0.69+j 333.32)$ |
| Branch 3, | $Z_{3}=(0.70+j 324.84)$ |

The high $X / R$ ratio of 475 minimises any resistive losses in the compensator, and the current waveform will follow that predicted by the theory for pure inductances.

The voltage across each branch is $v=$ Vsinut
where $V_{\text {RMS }}=175$ volts and $V=175 \sqrt{2}$

$$
\frac{d i}{d t}=\frac{v}{L}
$$

hence, for symmetrical current flow

$$
i=-\frac{V}{\omega L} \cos \omega t
$$

$$
\text { i.e. } \quad i=-I \cos \omega t
$$

where $I_{\text {RMS }}=\frac{175}{\omega L}$ and $I=\frac{175}{\omega L} \sqrt{2}$

If conduction is delayed by some angle ' $\alpha$ ' from the point of uncontrolled current zero crossing, which corresponds to the symmetrical voltage peak, then the current waveform becomes non-sinusoidal as shown in Figure 4.3. (The voltage waveform shown is for reference only, and all amplitudes are normalised with respect to a sinusoidal peak value of 1.0 ).

The effects of such a conduction pattern with increasing a are:
(a) Decreasing $I_{\text {RMS }}$.
(b) Decreasing peak current, I.
(c) Increasing harmonic components.
(d) Decreasing $\frac{d i}{d t}$ at the beginning of the conduction period.

The equation of the current waveform can be found by considering one half cycle (Figure 4.4). The constant term $I_{0} \sin \alpha$ needs to be subtracted during conduction from the sinusoidal value.

Hence, $i=\left(I_{0} \sin \omega t-I_{0} \sin \alpha\right) \quad$ for $a<\omega t<(\pi-a)$
Whence, $I_{\text {RMS }}=\sqrt{\frac{1}{T} \int_{0}^{\alpha}\left(I_{0} \sin \omega t-I_{0} \sin \alpha\right)^{2} d t}$ for $T=\pi / \omega$

$$
=I_{0} \sqrt{\left.\frac{2}{\pi}\left[\frac{(\pi}{2}-\alpha\right)\left(\frac{1}{2}+\sin ^{2} \alpha\right)-\frac{3 \sin 2 \alpha}{4}\right]}
$$

Also, $I=I_{0}(1-\sin a) \quad$ for $0 \leqslant a \leqslant \frac{\pi}{2}$

And, $\left.\quad \frac{d i}{d t}\right|_{a}=\frac{V \cos a}{L}$
for $0 \leqslant a \leqslant \pi / 2$

Fig. 4.3 : Conduction patterns resulting from phase angle control of inductive current

$i^{\prime}=0$
for
$0 \leqslant \omega t \leqslant \alpha$
\& $\quad \pi-\alpha \leqslant \omega t \leqslant \pi_{+} \alpha$
\& $\quad 2 \pi-\alpha \leqslant \omega t \leqslant 2 \pi$
$i^{\prime}=(\mathrm{I} \sin \omega t-\mathrm{I} \sin \omega \mathrm{t})$ for $\quad \begin{aligned} & \alpha<\omega t\end{aligned}<\pi-\alpha$

Fig. 4.4 : Firing angle ' $\alpha$ '

Figure 4.5 shows $I_{\text {RMS }}$ for $0 \leqslant \alpha \leqslant 90^{\circ}$ normalised with respect to $I_{0}$ 。

Figure 4.6 shows the variation of peak current $I$, normalised with respect to $I_{0}$, for $0 \leqslant a \leqslant 90^{\circ}$.

Section 3.4.1 briefly described the components of current occurring at harmonic frequencies when the current waveform is non-continuous, as shown in FIgure 4.4. Such harmonic components will, of course, be generated by a laboratory TCR model. It was decided initially not to apply shunt-connected capacitors to the laboratory model. Harmonic current generation would then be studied as a separate exercise, and suitable capacitors connected at a later stage for the dual purpose of harmonic filtering and power factor correction.
di/dt at the point of start of conduction is of interest because thyristors are to be the devices controlling conduction. Their turn-on characteristics are not negligible, and it must be established that anti-parallel connection of thyristors in each compensator branch allows continuous control of the current in each branch. Figure 4.7 gives the notation used for references to the compensator $\Delta$-connected components.

For symmetrical conduction about the voltage zero point it is necessary for the branch current to have reached the thyristor latching current, $i_{T L}$ before the voltage zero.

Conduction will then continue until the current falls below the thyristor holding current, $i_{T H}$ (Figure 4.8). Thus the line voltage, the branch inductance and the thyristor characteristics possibly present restrictions on the maximum value of $\alpha$ that may be used in practic..

Figure 4.9 gives I for values of a near to the voltage zero crossing point for $V_{2}=175 \mathrm{~V}$ and $L_{C}=1.0 \mathrm{H}$.


Fig. 4.5 : Variation of RMS current as a function of ' $\alpha$ '


Fig. 4.6 : Variation of peak current as a function of ${ }^{\prime} \alpha^{\prime}$


Fig. 4.7 : Laboratory 6-pulse TCR arrangement


Fig. 4.8 : Thyristor conduction near to voltage zero


Fig. 4.9 : Peak inductive current for ' $\alpha$ ' near to $90^{\circ}$

The thyristors used in the early models were Mullard BT 152-400 and intermittent firing late in the half cycle was eventually traced to the high values of:

$$
\begin{gathered}
\begin{array}{c}
i_{T L}<80 \mathrm{~mA} \\
\text { and } \quad{ }^{i_{T H}}<60 \mathrm{~mA} \\
I=80 \mathrm{~mA} \text { is only reached for } \alpha<64^{\circ}
\end{array} .
\end{gathered}
$$

The thyristor used in all later studies was the Mullard BTX 18-500 having:

$$
\text { and } \quad \begin{aligned}
& \boldsymbol{i}_{\mathrm{TL}}<10 \mathrm{~mA} \\
& \boldsymbol{i}_{\mathrm{TH}}<5 \mathrm{~mA}
\end{aligned}
$$

With the compensator branch inductance, $L_{c}$, of 1.0 Henry the confidence limit for firing is $a=82.52^{\circ}$. In practice intermittent firing was found to occur at approximately $\alpha=86^{\circ}$.

### 4.1.2 Control Requirements

Section 3.4.3 identified the general control requirements for different types of shunt reactive compensator. The particular system for controlling a 6-pulse $T C R$ was required to have an equivalent delay in control response of less than 10 milliseconds. Cooper and Hussayni ${ }^{[41]}$ studied practicable TCR control methods and highlighted the advantages of 'Integral of Voltage' control methods whilst commenting on the inadequacy of systems which restricted thyristor firing to $60^{\circ} \leqslant a \leqslant 90^{\circ}$.

It was decided at an early stage that an investigation of integral of voltage control should be included in this research project, with the possibility of studying TCR response times shorter than those achieved elsewhere.

Implementing control schemes using a digital processor offered definite advantages:
(i) Ease of changing the control algorithm.
(ii) Standard compensator hardware, including all signal conditioning circuits.
(iii) The possibility of adaptive or 'intelligent' control.
(iv) Simple inclusion of a data logging facility.

Digital sampling of the analogue system variables introduces two possible major sources of error ${ }^{[107]}$ :
(a) Quantisation noise.
(b) Aliasing distortion.

The former arises from the discretisation process employed by all analogue-to-digital converters and occurs when the analogue quantity does not exactly correspond to one of the ' $N$ ' defined levels within the span of the device.

Aliasing distortion will arise when the sampling rate is too low, and higher frequency components in the sampled signal corrupt the information that can reliably be recovered from the sampling process.

The Nyquist Frequency, $F_{N}$, is the sampling frequency necessary to recover all of the information in a continuous signal with frequency components below the frequency $f_{\text {MAX }}$,

Where

$$
F_{N}=2 f_{M A X}
$$

The highest frequency component able to be reconstructed fron the CEGB recordings by the arc furnace model is then half the sampling frequency, $F_{S M}$.

$$
f_{M A X}=F_{S M} / 2=\frac{1}{2}\left[\frac{1}{80010^{-6}}\right]=525 \mathrm{~Hz}
$$

The spline interpolation process (Section 2.3.2 and Appendix C) will introduce higher spurious frequency components up to

$$
f_{\text {MAX }}^{\prime}=4 F_{S M}=5000 \mathrm{~Hz}
$$

but, these will be attenuated by the low-pass filters in the power amplifier input circuits.

The TCR data sampling frequency, $F_{s C}$, should then be:
$F_{s C} \geqslant 1250 \mathrm{~Hz}$ or $\Delta t \leqslant 800$ microseconds
The control system should perform a 'real time' process, therefore the calculation of whether thyristor firing is required or not must be completed within this time period, before the next sample. It follows that if one processor is controlling all three of the compensator branches, it is required to perform three times as many calculations as each of three separate processors each dedicated to the operation of one branch.

The structure of the Intel 8088 processor made it suitable for its application as an independent controller for each compensator branch (Figure $4.10(a))$ and for the later development of a supervisory system whereby each of the three processors would be controlled from a central processor via interrup's and a common bus structure. (Figure 4.10(b)).

Both arrangements offered advantages in processing speed over other microprocessors and minicomputers, and the Intel 8088 was used in the form of the SDK-88 microcomputer ${ }^{[108]}$.


Fig. 4.10(a) : Independant phase control of compensator branches


Fig. 4.10(b) : Development to supervisory control

### 4.2 MICROPROCESSOR CONTROL

Three separate SDK-88 microcomputer systems were installed in the laboratory for the control of the 6-pulse TCR. Each system contained rack-mounted analogue to digital converters fed from identical signal conditioning circuits, for measurement of the three-phase system parameters.

Control programs could be written locally using a ROM-resident monitor and keyboard routine, or remotely using a high level development system in Liverpool University's Microprocessor Laboratory.

Local program control was used for fault finding and the study of program operation. Variables within the program machine code could be adjusted for the control of the individual compensator branches.

### 4.2.1 System Operation

A Video Display Unit (VDU) and keyboard was sited adjacent to the laboratory equipment allowing individual control of each SDK-88 via the ROM-resident monitor routine. This could also be connected to act as a remote terminal of a Tektronix 8650 Multi-User System Development Unit (MUSDU) ${ }^{[110] . ~ T h e ~ M U S D U ~ s u p p o r t e d ~ f i l e ~ s t o r a g e ~}$ under the TNIX operating system and allowed high level language programs to be compiled and linked with assembler language programs. The final machine code could be stored in a file, ready to be downloaded from the MUSDU to the SDK-88 RAM at any time.

Figure 4.11 illustrates the system operating principles. In practice the high-level PASCAL programming language was used for 'supervisory' functions, such as text manipulation and program flow control apart from the compensator control algorithm. The control algorithm was written in Intel ASM-86 Assembler language for increased speed and stimpler fault-finding.


Fig. 4.11 : SDK-88 microprocessor programming arrangements

### 4.2.2 Sampling

Each of the three SDK-88s used the signal conditioning circuit shown in Figure 4.12 to feed the sample and hold circuit and analogue to digital converter (ADC) shown in Figure 4.13. The logic timing diagram in Figure 4.14 illustrates the sequence of events required to get data on to the Intel 8088 data bus.

From the program environment, a data sample is initiated by an OUT DX instruction, where $D X$ is the data register containing the ADC address. After time has been allowed for the sampling process the digital word may be read to the accumulator, AL, using the IN DX instruction.

Typical instruction times for the 8088 processor with 4.9 MHz clock are less than 10 microseconds $[108,109]$, therefore some delay needed to be incorporated between the OUT DX and IN DX instructions to allow the 12 microseconds ADC conversion ${ }^{[111]}$.

For the ADC located at address a F800 the assembler code required is then:

| MOV DX, OF800H | ; | Load address of ADC |
| :---: | :---: | :---: |
| OUT DX, AX | ; | Initiate conversion |
| MOV CL, (c) OFH | ; | Conversion - |
| SHR CL, CL | ; | delay |
| XOR AH, AH | ; | Set accumulator word to zero |
| IN AL, DX | ; | Input sample to accumulator low byte |

The time between successive samples will be dictated by the amount of code required by the control algorithm. N-bit sampling of the model supply voltage gives $2^{N}$ possible quantisation levels, and therefore a maximum signal to noise ratio of:

$$
20 \log _{10}\left[\frac{1}{2^{N}}\right] \mathrm{dB}=-6 \mathrm{~N} \mathrm{~dB}
$$



Fig. 4.12 : Signal conditioning circuit for voltage measurement


Fig. 4.13 : Sample and hold circuit for voltage measurement


Fig. 4.14 : Logic timing diagram for sample and hold circuit

Eight-bit sampling then gives a maximum accuracy of -48 dB in the time domain, and quantisation noise, $N_{q}$, is spread evenly over the frequency span up to the Nyquist frequency $F_{N}$.

Disturbances of supply causing tungsten filament lamp flicker are perceptible at -54 dB and are intolerable above -50 dB (Section 3.1.3). If only such low disturbance levels were present, it would be necessary for any compensator to sample the supply voltage waveform to at least 10 -bit accuracy, i.e. -60 dB . For this laboratory model, the disturbance levels at the point of compensation were shown in Section to be in the range:

$$
2.4 .3
$$

$$
-80 \mathrm{~dB} \leqslant P(f) \leqslant-40 \mathrm{~dB}
$$

then

$$
-40 \mathrm{~dB} \leqslant \mathrm{~V}(\mathrm{f}) \leqslant-20 \mathrm{~dB}
$$

The presentation of Power Spectral Density in $K$ blocks of frequency span $F_{N} / K$ will therefore include quantisation noise energy $N_{q} / K$ in each block.

For the signal $S$, we know

$$
\frac{N_{q}}{s}=-6 \mathrm{NdB}
$$

So within $\Delta f=F_{N} / K$ the signal to noise ratio is

$$
\begin{aligned}
10 \log _{10} \frac{N_{q}}{K S} & =10 \log _{10}{\underset{S}{N}}_{N_{q}}-10 \log _{10} K \\
& =-6 N-10 \log _{10} K
\end{aligned}
$$

which is -78 dB for 8-bit sampling and 1024 blocks up to $\mathrm{F}_{\mathrm{N}}$.

The compensator sampling accuracy is thus ample for flicker correction, but if the sampled points are used for any performance study in the frequency domain then consideration must be given to power spectrum block sizing.

### 4.2.3 The Control Algorithm

Section 4.1 .2 briefly discussed TCR control requirements, and introduced the method of using the integral of voltage to determine thyristor firing angles.
$V_{f}$, the 'flicker voltage', is evident as the modulation envelope of the 50 Hz supply voltage waveform (Figures 2.3, 3.1). The severity of this modulation may be reduced by attempting to minimise variations of the RMS value of each half-cycle of supply voltage.

Evaluating $v^{2}(t) d t$ or $v(t) d t$ for each half-cycle suffers in that small departures in $v(t)$ from the sinusoidal will produce only small percentage changes in the integral sum. An algorithm that initiates thyristor firing when a given integral sum is reached would thus lack sensitivity to small voltage variations if the full integral were to be employed.

A method of increasing the sensitivity to small voltage variations is to perform the integration process with respect to a reference sinusoid. Figure 4.15 illustrates how the integral sum may be formed using a reference sinusoid $v_{R}(\omega t)=$ Rsinct. The sensitivity of the process to given variations in $v(t)$ may be lessened by making $|V-R|$ larger.

The undistorted voltage waveform $v(\omega t)=$ Vsin $\omega t$ may be disturbed by additional components $v_{f}(\omega t)$. Figures $4.15(a)$ and (b) indicate how the point in the half cycle at which a given integral sum is reached will vary for $v_{f}(\omega t) d t$ negative and positive respectively. This variation may be used by a control algorithm to determine a firing angle a for thyristors in a TCR.

Turning on the TCR applies a sudden additional load to the supply system and the voltage at the point of TCR connection will fall accordingly. It will remain depressed throughout the period of thyristor conduction as shown in Figure 4.16.


Fig. 4.15(a) : Integral of voltage difference - late firing


Fig. 4.15(b) : Integral of voltage difference - eanly firing


Fig. 4.16 : Voltage depression due to shunt TCR conduction

The principle of the control algorithin is now established:

> A voltage waveform that is overall greater than some nominal reference within one half cycle will cause earlier switching of the TCR compensator. This will depress the voltage for the remainder of the half cycle.
> Conversely, a voltage waveform lower than nominal will cause later switching of the TCR, causing less depression of the voltage waveform within the half cycle.

Thus it is intended to balance supply voltage variations with those impressed by the TCR. This is of course the principle of shunt compensation whereby the compensator inversely balances the varying load characteristics.

Cooper and Hussayni ${ }^{[41]}$ surmised that the use of a reference sine wave integration process may present difficulties in the synchronisation of the reference sinusoid $v_{R}(\omega t)$ to the distorted voltage

$$
v^{\prime}(\omega t)=v(\omega t)+v_{f}(t)
$$

The relative size of the reference sinusoid is also of obvious importance, and is related to the process by which a thyristor firing angle is decided. Fortunately, where this process is determined by a computer program, numerical techniques may be used to investigate and experiment with the control method. Figure 4.17(a) and (b) give the full flow chart for the control algorithm. The full program compiler listing is given in Appendix $F$.

The integration procedure begins after each zero-crossing of the supply voltage waveform, each digital sample is added to give a cumulative sum. When the sum exceeds a pre-set value, a short pulse is output to cause the thyristor that is correctly biassed to turn on. Thyristor turn-off follows naturally at the next current zero, approximately 180-2a degrees later.


Fig. 4.17(a) : 6-pulse TCR compensator control algorithm flow chart


Fig. 4.17(b) : 6-pulse TCR compensator control algorithm flow chart (cont'd)

This procedure therefore performs the discrete equivalent of the continuous integral

$$
\int_{0}^{\partial / \omega} v^{\prime}(\omega t) d t
$$

where $a$ is measured from the preceding voltage zero-crossing.
The machine code was stored in a file on the Tectronix 8560 MUSDU and downloaded in turn to each of the three SDK-88s. Small differences between the three SDK-88 systems necessitated that changes be made once the code was in the processors RAM.

All variables in the program could be changed via the terminal and SDK-88 Monitor routine, those requiring attention are considered below, together with reasoning for their values.

### 4.2.4 Control Variables

The variables in the control program that require consideration are:
(i) The sample loop delay, D.
(ii) The reference sine wave, $v_{R}(\omega t)$.
(iii) The integration limit, LIMIT
and these are now considered in turn.
(i) Sample Loop Delay, D

It was found that free running of the program, with no additional delays inserted, gave consecutive ADC read pulses a'jproximately every 65 microseconds. This time, $\Delta t$, varied slightly between the three SDK-88 systems:

System 1, $\Delta$ t approximately $63 \mu$ seconds
System 2, $\Delta t$ approximately $66 \mu$ seconds
System 3, $\Delta t$ approximately $64 \mu$ seconds

Although small, these differences would mean that a particular integration limit would be reached at different times in different processors.

For example, 7.5 milliseconds would contain 119, 113, 117 samples by $1,2,3$ respectively, giving approximately 0.4 milliseconds difference between the firing times in two different branches of the TCR.

In order to balance the three systems as best as possible, a software 'sample loop delay', D, was inserted in the program using the software:

(See Appendix F for full program listing.)
$\Delta t$ was fixed close to 74.0 microseconds using the following values of $D$ :

```
System 1, positive half cycle, D=9 @ 09 : \Deltat = 74.4 usecs
    negative half cycle, D = 8 @ 08 : \Deltat = 74.2 usecs
System 2, positive nalf cycle, D=6 @ 06 : \Deltat = 74.1 \musecs
    negative half cycle, D = 4 @ 04 : \Deltat = 74.6 \musecs
System 3, positive half cycle, D=8@ @ : \Deltat = 74.1 usecs
    negative half cycle, D = 6 @ 06 : \Deltat = 74.6 \musecs
```

The final location of bytes representing ' $D$ ' in RAM were 14 and 116 bytes respectively from the start of the 'fireAsub' object code program block.

## (ii) The Reference Sine Nave, $V_{R}(\omega t)$

The signal conditioning circuits and ADCs were carefully adjusted so that $\pm 252$ volts for the model supply line voltage, $v_{L}$, would just be within the range of the 8-bit ADCs. This $\pm 262$ volt range allowed the nominal supply line voltage to rise by 5 p.c. and just be within the extrene range of the ADC.

Figure 4.18 shows how use of the ADC in its unipolar mode results in:
$v_{L}=-262$ Volts is sampled as @ 00 or@ 01
$v_{L}=0$ Volts is sampled as @ 7F or @ 80
$v_{L}=+262$ Volts is sampled as (3) FE or @ FF
Ajustment enabled the underlined values to be repeatedly obtained with a test $262 v$ dc supply.

Thus the least significant bit (LSB) of the data byte represents 2.063 volts of the model supply $v_{L}$.

The nominal model line voltage of $V_{\text {RIMS }}=175$ volts will then give an equivalent sampled sine wave of:

$$
v_{S}=127+120 \sin \omega t
$$

Similarly $v_{S}=127+116$ sinut for $V_{\text {RMS }}=179$ Volts
and $\quad v_{S}=127+113$ sinct for $V_{R M S}=165$ Volts

Full conduction of the TCR with 1.0 Henry inductances in each branch would produce the equivalent circuit shown in Figure 4.19, and the model busbar voltage will fall to $V_{\text {RMS }}=160.44$ Volts .


Fig. 4.18 : ADC range and span


Fig. 4.19 : RMS Voltage depression for full compensator conduction

This would be represented by an equivalent sampled sine wave of:

$$
v_{S}=127+110 \text { sin } \omega t
$$

Making the reference sinusoid equal to this ensured that most sampled points would be greater than or equal to the 'reference' values:

$$
\text { ie } v_{R}=127+110 \sin \omega t
$$

With the knowledge that the sampling interval, $\Delta t$, is approximately 74.0 microseconds, it would be a simple matter to calculate values for $v_{R}$ to correspond to each of the sampled data points $v_{s}$. Close examination of the ADC sample circuitry, however, revealed that the first sample was being made 100 microseconds after voltage zero, instead of 74 microseconds. This occured because of a 25 microsecond delay introduced by the section of the program that detected the vol tage-zero crossing.

A nominal supply frequency of 50 Hz allows 133 reference points to be calculated for each half cycle.
$t_{0}=0, t_{1}=100, t_{2}=175, t_{3}=250 \ldots \ldots t_{133}=10,000 \mu \mathrm{secs}$

The points for the positive half-cycle $v_{R}$ were stored in a look-up table beginning at the memory location labelled 'sinel'. Similarly, 'sine2' located the negative half-cycle of $v_{R}$. All were individually calculated for unipolar operation to eliminate the maximum amount of real tine processing.

Section 4.2.3 described how a digital integration process decided the TCR firing angle in each half-cycle of the supply voltage waveform, $v=V \ln \omega t$, for an equivalent reference sinusoid $v_{R}=R \sin \omega t$.

The continuous integral to be evaluated would be:

$$
\begin{aligned}
E & =\int_{0}^{\frac{\partial}{\omega}}(V \sin \omega t-R \sin \omega t) d t \\
& =\frac{(V-R)}{\omega}[1-\cos \partial]
\end{aligned}
$$

Where $\quad E=$ The summated error of $v-v_{R}$.
$\partial=$ The phase angle, after the voltage zero-crossing, at which $E$ is reached.
$V=$ The sinusoidal peak value of $v$.
$R=$ The sinusoidal peak value of $V_{R}$.
The discretised equivalent of this continuous integral may be written:

$$
\sum \Delta t S=\frac{\left(V^{\prime}-R^{\prime}\right)}{\omega}[1-\cos \partial]
$$

Where $\quad \Delta t=$ The sampling interval
$S=A$ single digital sample of the difference ( $v-v_{R}$ )
$V^{\prime}=$ The equivalent digital value of $V$
$R^{\prime}=$ The equivalent digital value of $R$
and $\quad \sum s$ is the LIMIT value set in RAM to fix the firing angle a w.r.t. voltage zero crossing
or a w.r.t. voltage peak

The units of $S$ and $\sum S$ are simply Volts, al though scaling of the digital sample values are required to obtain Volts since:

$$
1 \text { bit }=2.063 \mathrm{Volts} \text { (Figure } 4.18 \text { ) }
$$

Then the relationship between $E$ and $\sum_{S}$ or LIMIT is:

$$
\begin{aligned}
E & =S \times 2.063 \times \Delta t \\
& =S \times 2.063 \times 74.010^{-6} \\
& =S \times 152.710^{-6} \\
& =\text { LIMIT } \times 152.710^{-6} \quad \text { Volt Seconds }
\end{aligned}
$$

i.e. $\quad$ LIMIT $=\frac{E}{152.710^{-6}} \quad$ Volt Seconds

Let $\quad v_{n}^{\prime}=127+110 \sin \omega t$

Then for the digital value $127=0$ Volts,

$$
v_{R}=226.9 \text { sin } \omega t \text { Volts }
$$

i.e. $\quad R=$ 226.9 Volts

If $v$ is typically 175V RMS, then

$$
V=247.5
$$

thus for $a=\pi$ radians,

$$
E_{\operatorname{MAX}}=\frac{[V-R]}{\omega} \times 2
$$

$=0.131$
and LIMIT $_{\text {MAX }}=858$ dec. $=35 \mathrm{D}$ hex.

This is the maximum value of integration limit to be expected for $R=226.9$ Volts, and it has been calculated assuming a perfectly sinusoidal supply voltage waveform.

For $a=\pi / 2$ radians, LIMIT will be 429 dec. $=1$ AE hex. These values are clearly dependent upon the choice of reference sinusoid and the distortion of the supply voltage waveform. A theoretical approach will be able to show how combinations of $v_{R}$ and LIMIT will influence the compensator performance. This is explored further in Section 4.3 .3 in the study of steady state reactive compensation.

The compensator performance for different combinations of the control variables above was studied. A 'steady-state' analysis is given in Section 4.3.3, and Chapter $V$ presents the results of experinents using the three-phase compensator with the laboratory arc furnace mode1.

### 4.3 STEADY STATE TUNING AND PERFORMANCE

Having established the control variables that would affect the TCR compensator performance, studies were made with an un-modulated 50 Hz supply voltage. Varying the RMS value of the voltage illustrated tine range of voltage control that the TCR compensator could effect.

These early experiments, with the three-phase TCR arrangement drawing current from the supply for the first time, highlighted the need for careful 'tuning' of the three compensator phases. The more important aspects are now presented.

### 4.3.1 Thyristor Firing and Conduction Limits

Thyristor turn-on was initiated with a logic '1' applied to the relevant bit of the 8-bit output port at address @ 0 \& 000 H . This signal was latched for 100 microseconds and logically ANDed with a 21 kHz square wave to produce a 100 microsecond 21 kHz burst for application to the thyristor gate through a transistor and isolating pulse transformer. Figure 4.20 gives the firing circuit for each inverse-parallel pair of thyristors switched from the microprocessor output port A. The 5V d.c. supply to the transistor circuits was separate from the 5 V d.c. logic supply, and was only energised when firing was required.

The latching circuit meant that the processor was only committed for a very short time at each pulse output, timing and pulse turn-off being executed in hardware rather than software.

The 8088 microprocessor 'SI' register was used to hold the incremented address for each successive reference sinusoid sample, and could thus be used to calculate the number of samples taken after voltage-zero crossing. Each pre-programmed reference sinusoid, 'sine1' and 'sine2' are given in Appendix $F$.


Fig. 4.20 : Thyristor firing circuit for laboratory TCR thyristors

Figure 4.3 shows how the start of conduction for each thyristor must be $0^{\circ} \leqslant \alpha \leqslant 90^{\circ}$, where $\alpha=0^{\circ}$ is $90^{\circ}$ after tie relevant voltage zero-crossing.

This range corresponds to:

```
sinel \leqslant SI \leqslant sinel + @ 42
sine2 \leqslant SI \leqslant sine2 + @ 42
```

for the positive 1/2-cycle
for the negative $1 / 2$-cycle

The program flow chart (Figure 4.17) shows that even if the integril limit is reached, the thyristor firing pulse is not allowed until SI = @ 109A or @ 111F for positive and negative half-cycles respectively.

The control system was also prevented from initiating thyristor firing pulses at the very end of each half cycle of the voltage waveform. This ensured that the program flow proceeded to the section where rapid sampling detects a voltage zero-crossing necessary before the integration process in the following half-cycle may proceed. The progran flow chart (Figure 4.17) shows that integration is abandoned if the sampled voltage falls below 14 volts. This is reasonable since thyristor conduction is only prevented beyond $\alpha=87^{\circ}$, where compensation effects are a minimum.

### 4.3.2 Phase Balancing

Small differences in offset and gain in the sampling circuitry for each branch of the compensator, coupled with the slight variance in the sampling rate, resulted in a slightly different firing angle a when identical values of LIMIT were set.

The interration sum LIMIT was then adjusted for the positive and negative half-cycle firing pulse of each compensator branch to achieve totally balanced operation under given conditions.

This required values of LIMIT which varied from each other by up to $\pm$ 1Op.c., the exact values are given with corresponding theory and results in Section 4.3.3 and Chapter 5.

### 4.3.3 Steady State Reactive Compensation Theory

Theory will predict the interaction between LIMIT and the reference sinusoid $v_{R}$ for reactive compensation under sinusoidal conditions. Part 5.1 then presents comparable results obtained in the laboratory, and a choice of control variables may be made before proceeding with laboratory studies for non-sinusoidal conditions.

Figure 4.21 shows the one line diagram and voltage waveform for 2 three-phase TCR compensator connected to the infinite busbar thorough an inductance $\mathrm{L}_{S}$. The single phase equivalent of the delta connected compensator inductance $L_{C \Delta}$ is $L_{C Y}=L_{C_{\Delta}} / 3$.

When the TCR is OFF, $v_{2}=v_{1}$

When the TCR is $O N, v_{2}=K v_{1}$

$$
\text { Where } K=\frac{L_{C Y}}{L_{S}+L_{C Y}}
$$

Thyristor conduction occurs for $\sigma \geqslant \omega t \geqslant \partial, \sigma=\frac{\pi}{2}-\partial$ radians
The resulting RMS value of the waveform is then:

$$
\begin{aligned}
V_{R M S} & =\sqrt{\frac{\omega}{\pi}\left\{\int_{0}^{\frac{\sigma}{\omega}}\left(k v_{1}\right)^{2} d t+\int_{\frac{\sigma}{\omega}}^{\omega}\left(v_{1}\right)^{2} d t+\int_{\frac{\partial}{\omega}}^{\frac{\pi}{\omega}}\left(x v_{1}\right)^{2} d t\right\}} \\
& =\sqrt{\frac{k^{2} v_{1}}{\pi}{ }^{2}\left[\pi-\partial+\frac{\sin 2 \partial}{2}\right]+{\frac{v_{1}}{2 \pi}}^{2}[2 \partial-\pi-\sin 2 \partial]}
\end{aligned}
$$



Fig. 4.21 : One line diagram for 'open circuit' TCR compensation equations

The continuous integral sum, from the voltage zero crossing to firing angle a, is:

$$
\begin{aligned}
E & =0 \int^{\frac{\sigma}{\omega}}\left(K V_{1}-R\right) \sin \omega t d t+\int_{\sigma}^{\frac{\partial}{\omega}}\left(V_{1}-R\right) \sin \omega t d t \\
& =\frac{K V_{1}}{\omega}-\frac{R}{\omega}-\cos a\left[\frac{K V_{1}}{\omega}+R-2 V_{1}\right] \quad \text { Volt Seconds } \\
\partial & =\cos ^{-1}\left[\frac{\omega E+R-K V_{1}}{R-V_{1}(2-K)}\right] \text { radians }
\end{aligned}
$$

For a given value of LIMIT (and hence $E$ ), the values of $V_{1}, K$ and $R$ may be set as required, and a from Equation II substituted into Equation I to give $V_{\text {RMS }}$.
$V_{1}$ is nominally 247.5 Volts corresponding to 175 Volts RMS.
$\mathrm{R}=110 \times 2.063=226.9$ Volts
$L_{S}=30.4$ millihenries
For $L_{C \Delta}=1.0 \mathrm{H} ; L_{C Y}=0.333 \mathrm{H}$ and $\mathrm{K}=0.916$
The variation of a versus LIMIT for $X=0.916$ is shown in Figure 4.22.

Three steady-state values of the firing angle a were chosen for experiments with the laboratory TCR. These are shown in Figure 4.22, $\partial 1 \simeq 100^{\circ}, \partial 2 \simeq 135^{\circ}$ and $\partial 3 \simeq 170^{\circ}$. They represent only a lower mid and upper setting for $90^{\circ} \leqslant 3 \leqslant 180^{\circ}$, with the greatest range of VAR control occurring from $21 \simeq 100^{\circ}$. However, including three values of the integration limit will highlight its effects in the control scheme.

Figure 4.22 gives:

```
LIMIT1 = 150 dec. for a }\mp@subsup{}{1}{
LIMIT2 = 610 dec. for a a
LIMIT3 = 843 dec. for }\mp@subsup{\partial}{3}{
```



Fig. 4.22 : Theoretical variation of LIMIT versus ' $\partial$ '


Flg. 4.23 : Theoretical variation of RMS voltage versus ' $\partial$

For a fixed value of $V_{1}, V_{\text {RMS }}$ can be plotted as a function of a only. This is shown in Figure 4.23.

Once the parameters $D, V_{R}$ and LIMIT have been set for a constant supply voltage peak $V_{1}$, it is sensible to undertake a study of the effects of varying $V_{1}$ for a set combination of control variables. This will allow the compensator performance to be evaluated as a function of the control parameters.

A simple investigation of the TCR compensator's ability to control the voltage at its point of connection may be carried out using the circuit representation of Figure 4.24. This will give results for open-circuit voltage control. Shunt load TCR compensation may then be studied using the circuit representation of Figure 4.25 .
(i) Open Circuit Voltage Control

Open-circuit voltage control describes the function of the TCR compensator when there is no other load connected in parallel to the point of TCR connection (Figure 4.24).

With a fixed reference sinusoid, $v_{R}$, $V_{1}$ may be varied over a set range. $V_{2 R M S}$ may then be calculated using equations I and II, provided that a suitable value for LIMIT is set. Figure 4.26 shows the effect of using LIMIT1, LIMIT2 and LIMIT3 above for fixed $R=226.9$ Volts.

The flatter portions of each curve indicate the full range of TCR control, with a progressing from $180^{\circ}$ to $90^{\circ}$ as $V_{1}$ increases. Figure 4.25 shows clearly that the lower value of integration 11 mit will give the flattest voltage control region. The linear portions above the range of control have gradient $K=0.916$ since here $V_{2}=$ $K V_{1}$. The linear portions below the range of voltage control are of gradient 1 since $V_{2}=V_{1}$ before conduction in the $T C R$.


Fig. 4.24 : Experimental circult for steady state 'open circuit' compensation


Fig. 4.25 : Experimental circuit for steady state shunt load compensation


Fig. 4.26 : Theoretical 'open circuit' TCR voltage control characteristics for varying LIMIT

Having established that LIMITI is most likely to give the best TCR performance, we may investigate the effect of varying the value of the reference sinusoid $v_{R}(\omega t)=$ Rsin $\omega$, whilst keeping LIMIT constant at LIMIT1.

Figure 4.27 shows how the calculated level of the flat, controlled region, of $V_{2 R M S}$ is proportional to the magnitude of the reference sinusoid, typically within one percent of $R / \sqrt{2}$ Volts, and that voltage fluctuations up to the operating level of 175 Volts are best controlled with a value of $R=226.9$ Volts.

Figure 4.28 shows how the calculated characteristics are changed by higher ratings of shunt TCR compensators, using values of $K=0.915$, $K=0.861, K=0.731$, representing TCR three-phase ratings of $L_{c}=1.01,0.57$ and 0.25 Henries respectively. The flat control region is extended for increased TCR rating.
(ii) Shunt Load TCR Compensation

With a variable load shunt-connected with the TCR compensator (Figure 4.25 ), the value of $v_{2}$ becomes:

While the TCR is not conducting: $v_{2}=K_{1} v_{1}$
where: $k_{1}=$


While the $T C R$ is conducting: $\quad v_{2}=K_{2} v_{1}$
where:

as illustrated in Figure 4.29.

The equations for firing angle $a$ and $V_{\text {2RMS }}$ are now:

$$
V_{2 R M S}=\sqrt{\frac{\left(K_{2} V_{1}\right)^{2}}{\pi}\left[\pi-a+\frac{\sin 2 \partial}{2}\right]+\left(\frac{K_{1}}{2} \frac{\left.V_{1}\right)^{2}}{2}[2 a-\pi-\sin 2 \partial]\right.}
$$

$$
a=\cos ^{-1}\left[\frac{\omega E+R-K_{2} V_{1}}{R-V_{1}\left(2 K_{1}-K_{2}\right)}\right]
$$

$$
K=0.916 \quad \text { LIMIT }=150
$$



Fig. 4.27 : Theoretical 'open circuit' TCR voltage control characteristic for varying Vref

LIMIT $=150 \quad R=227 V$


Fig. 4.28 : Theoretical 'open circuit' TCR voltage control characteristics for varying TCR rating


Fig. 4.29 : Theoretical voltage depression for shunt load TCR compensation
$v_{1}$ may now remain fixed at 175 V RMS, and $v_{2}$ will vary as a function of the load current, $\mathbf{i}_{\mathrm{L}}$. Varying $\boldsymbol{i}_{\text {LRMS }}$ over the range 0 to 2.5 Amps will cause uncompensated linear voltage depression from 0 to $-14 \mathrm{p} . \mathrm{c}$.
Figure 4.30 shows the calculated effect of varying LIMIT with fixed reference sinusoid $v_{R}=R s i n \omega t$. It can again be seen that the compensation span calculated for LIMIT1 is flatter than that for higher integration limits.

The calculated effects of varying $V_{\text {REF }}$ for fixed LIMIT = LIMIT1 are shown in Figure 4.31, and the curves for fixed LIMIT and $V_{\text {REF }}$ are shown in Figure 4.32 for three values of TCR compensator branch inductance.

These theoretical results suggest the optimum values for control algorithm parameters
(a) Set the integration limit to be as low as possible for a given TCR compensator rating.
then (b) Adjust the peak reference sinusoid value, $R$, to be such that firing angle control is obtained over the full range from $90^{\circ} \leqslant a \leqslant 180^{\circ}$ as near as possible to the operating voltage.

The complementary results from laboratory experiments are presented in Chapter V.


Fig. 4.30: Theoretical shunt load compensation TCR voltage control characteristics for varying LMIT

$$
K=0.916 \quad \text { LIMIT }=150
$$



Fig. 4.31 : Theoretical shunt load compensation TCR voltage control characteristics for varying Vref


Fig. 4.32 : Theoretical shunt load compensation TCR voltage control characteristics for varying TCR rating

### 4.4 USE OF THE TCR UNDER NON-SINUSOIDAL CONDITIONS

When the principles behind the control and operation of the laboratory TCR compensator were understood, it was connected to the arc furnace model (Part 2.3) as shown in Figure 4.33.

With the arc furnace model's feedback gain set to zero, no 'furnace' current was drawn from the laboratory supply, and the TCR compensator currents caused all of the observed line voltage distortion (Section 4.3.3). Values of the integration sum LIMIT1 at which firing occurred, was carefully set to give a firing angle of $\partial 1=100^{\circ}$. The gain in the arc furnace model feedback circuit was then increased to its normal operating level. Peaks in furnace current caused a to increase proportionally, up to the maximum of $180^{\circ}$.

The values of the integration sum LIMIT used in the model TCR compensator control system are tabulated in Chapter $V$, with a range of results showing the compensator performance as a function of the control parameters.


Fig. 4.30 : Connection of the 6 -pulse TCR compensator to the arc furnace model

## CHAPTER FIVE

SIX PULSE TCR RESULTS
5.1 STEADY STATE TCR COMPENSATOR PERFORMANCE
5.1.1 Open Circuit Voltage Control
5.1.2 Shunt Load Compensation
5.2 ANALYSIS OF VOLTAGE DISTORTION
5.2.1 Spectral Analysis
5.2.2 Data Logging
5.3 TCR PERFORMANCE WITH THE ARC FURNACE MODEL
5.3.1 Frequency Domain Study of Compensator Action
5.3.2 Time Domain Study of Compensator Action
5.4 ESI FLICKERMETER STUDIES
5.4.1 The Use of the Digital Flickermeter
5.4.2 Arc Furnace Model without TCRCompensator
5.4.3 Arc Furnace Model with TCR Compensator

## CHAPTER FIVE

## SIX PULSE TCR RESULTS

A 'steady state' performance analysis was carried out in Section 4.3.3 to show the theoretical voltage regulation characteristics of the TCR under sinusoidal conditions. The corresponding laboratory measurements were in agreement with theory, and the TCR was then used with the laboratory arc furnace model.

The method of spectral analysis was used to judge the performance of the laboratory models and the TCR control. A reduction in the power spectral density components of modulating frequencies up to 30 Hz was achieved.

The TCR rating was then increased, and a further set of results taken for comparison with those from the original TCR rating.

Finally, measurements were taken with the CEGB/Electricity Council 'flickermeter'[14,16] to allow the disturbance levels on the laboratory model to be related to those elsewhere.

### 5.1 STEADY STATE TCR COMPENSATOR PERFORMANCE

The two circuit configurations studied computationally in Section 4.3.3 are shown in Figures 4.22 and 4.23. Both studies were repeated using laboratory equipment and the TCR.

### 5.1.1 Open Circuit Voltage Characteristics

Figure 5.1 shows the voltage characteristics for the TCR compensator only connected to the supply having an equivalent source inductance of $L_{s}=30.4$ millihenries. $V_{1}$ and $V_{2}$ are the voltages at the source and at the compensator respectively.
$V_{1}$ was varied using a three-phase variable transforiner with a maximum output line voltage of 240 V for 200 V input. $V_{2}$ is not equal to $V_{1}$ before TCR conduction because the source impedance is that of the $200 / 175 \mathrm{~V} Y-\Delta$ transformer. Any measured gradients should therefore be multiplied by the factor $200 / 175=1.143$ to take account of this.

The corrected gradient of the linear region before TCR conduction is 1.006, after full conduction it is 0.869 . The theoretical values are 1.000 and 0.916 respectively.

The effect of varying the integration limit can be seen clearly - a flatter but shorter control region results from the lower integration limits. The hexadecimal and decimal LIMIT values are given in Table 5.1.

The tests were repeated for a higher $T C R$ rating of 512VA corresponding to a value of $C / F=1.13$. This uses $L_{C}=0.56$ Henries giving K $=0.860$.

Figure 5.2 gives the open circuit voltage characteristics for the higher rating TCR for three values of LIMIT giving steady state firing angles of $a=110^{\circ}, 135^{\circ}$ and $170^{\circ}$ respectively. The corrected gradient of the linear region before TCR conduction is 0.976 , with 0.853 after full conduction.

$$
K=0.916 \quad R=227 V
$$



Fig. 5.1 : Measured open circuit TCR voltage characteristic for $K=0.916$ and varying LIMIT

|  |  | Compensator Branch | POSLIM $(\mathrm{He}$ | NEGL IM <br> 1) |
| :---: | :---: | :---: | :---: | :---: |
| LIMIT 1 | $a \simeq 100^{\circ}$ | Branch 1 | 0019 | 0020 |
|  |  | Branch 2 | 0040 | 0040 |
|  |  | Branch 3 | 0040 | 0040 |
| LIMIT 2 | a $\simeq 135^{\circ}$ | Branch 1 | 0140 | 0250 |
|  |  | Branch 2 | 0220 | 0230 |
|  |  | Branch 3 | 01F0 | 0280 |
| LIMIT 3 | $z=170^{\circ}$ | Branch 1 | 0300 | 0570 |
|  |  | Branch 2 | 0440 | 0400 |
|  |  | Branch 3 | 0380 | 0480 |

Table 5.1 Integration limits set for 6-pulse TCR compensator performance studies

$$
K=0.860 \quad R=227 V
$$



Fig. 5.2 : Measured open circuit TCR voltage characteristics for K $=0.860$ and varying LIMIT

The corresponding theoretical values are 1.000 and 0.360 , and the results show that increasing the TCR rating affects the control region of the curves such that:
(a) Where the gradient is not zero it is decreased.
(b) Where the gradient is zero, the span of the flat region is increased.

### 5.1.2 Shunt Load Compensation

A variable three-phase inductance was connected in parallel with the TCR compensator. Varying this load current between zero and approximately 1.4 Amps would act to vary $V_{2}$ inearly in the range

$$
161 \leqslant V_{2} \leqslant 175 \text { Volts }
$$

if there were no TCR compensator acting. The results of connecting the compensator are shown in Figure 5.3. Characteristics are again plotted for each of three values of LIMIT. At $I_{2}=0$, the TCR firing angle $a$ is at minimum which is set by the value of LIMIT.
i.e. For $I_{2}=0$ and LIMIT $=$ LIMIT1, $\partial=\partial_{1} \simeq 100^{\circ}$

For $I_{2}=0$ and LIMIT $=$ LIMIT2, $\partial=\partial_{2} \simeq 135^{\circ}$
For $\mathrm{I}_{2}=0$ and LIMIT $=$ LIMIT3, $a=\partial_{3} \simeq 170^{\circ}$
As $I_{2}$ is increased, $V_{2}$ is depressed and $a$ increases, thus $I_{\text {COMP }}$ inversely balances $I_{2}$.

Figure 5.3 shows once again that the smaller value of LIMIT is of maximum benefit for voltage control. The shape of the characteristic in the control region is approximately $3.5 \mathrm{~V} /-1.0 \mathrm{~A}=-3.5 \mathrm{~V} / \mathrm{A}$, although the characteristic is far from linear.

$$
K=0.916 \quad R=227 \mathrm{~V}
$$



Fig. 5.3 : Measured shunt compensation TCR characteristics for $K=0.916$ and varying LIMIT

The tests were repeated with the higher rating compensator used in the previous section. The results are given in Figure 5.4, and the main effect of increasing the TCR rating is to decrease the slope of each characteristic in the control region.

The curve for LIMIT = LIMIT1 has an approximate gradient of $2.8 \mathrm{~V} /-1.3 \mathrm{~A}=-2.2 \mathrm{~V} / \mathrm{A}$. The characteristic within the control region is again far from linear. It was observed that even after careful 'tuning' of each compensator branch, firing angles would vary between each branch by up to $\pm 10$ degrees. This imbalance between the three TCR control systems may contribute to the non-linearities observed in the ideally 'flat' controlled region of the characteristics.

$$
K=0.860 \quad R=227 V
$$



Fig. 5.4 : Measured shunt compensation characteristics for $K=0.860$ and varying LIMIT

### 5.2 ANALYSIS OF VOLTAGE DISTORTION

Chapter III used the concept of a 'flicker voltage', $V_{f}$, when discussing the distortion of the 50 Hz supply voltage waveform. Section 3.1.2 in particular showed how the annoyance effect of $V_{f}$ was frequency dependent.

The laboratory arc furnace model has been shown to reproduce successfully the wide range of frequency components impressed upon the 50 Hz supply waveform at the levels encountered at a real installation (2.4.3).

The laboratory TCR compensator aims to reduce the annoyance effect of the arc furnace model load currents by shunt compensation, thus reducing the magnitude of components of $V_{f}$. It is then essential that the results of TCR compensator operation are clear, and that a reliable method for evaluating annoyance levels can be used to demonstrate some improvement factor.

These final points are now discussed in turn.

### 5.2.1 The Use of Spectral Analysis

The technique of spectral analysis enables the power components of a wide range of frequencies to be evaluated simultaneously. This is particularly useful in the study of the 'flicker voltage', $V_{f}$, where the magnitudes of a range of frequency components of the real time signal are of interest.

Methods of obtaining a power spectrum include direct estimation, recurvisve and non-recursive digital filtering ${ }^{[112]}$, mean-lagged products ${ }^{[113]}$, complex demodulation and the discreta Fourier transform. Direct estimation involves the use of special purpose analogue devices such as harmonic analysers, wave analysers and filter banks. Early generations of computers made possible the use of
digital filtering techniques and complex demodulation algorithms. The larger workspace capacity of later computers made the discrete Fourier transform (DFT) practicable, enabling the Fourier series coefficients to be calculated at discrete frequencies[114]. The fast Fourier transform (FFT) is simply an efficient method of computing the DFT of time series data $[115,116]$.

A suite of FORTRAN programs, for the calculation of a Fourier power spectrum, was made available to the author by the Speech Research Group of Liverpool University. Although primarily intended for use in the $20-20,000 \mathrm{~Hz}$ frequency band, the method of operation allowed them to be modified for use around 50 Hz . Appendix $G$ describes the method and gives program listings where necessary. The necessary workspace was only available on Liverpool University's mainframe IBM 4341 computer; data acquisition and transfer was therefore necessary before computational analysis could be carried out (see 5.2.2).

Bogert ${ }^{[117]}$ identifies two important requirements for the use of computational techniques for power spectrum analysis as a laboratory tool. The first is a set of subroutines to enable parameters to be varied at will. The second is adequate display of the output.

Although the mainframe computer more than satisfied both of these requirements, it was found that a commercial power spectrum analyser ${ }^{[118]}$ offered the advantage of an immediate and variable display from an automatic data acquisition process. The digital technology employed in the instrument gave 157 blocks of data in the frequency domain for storage and display. The bandwidth therefore varied as the frequency span was altered. The bandwidth here is the frequency band that contributes to a single point of the discrete power spectrum.

Increasing the bandwidth. contributing to each point requires a correspondingly larger block of time series data for analysis. With a fixed sampling frequency the time span for which each power spectrum was calculated would vary between 10 milliseconds and 250 seconds.

The data repetition rate for the arc furnace model was 1.78 seconds, giving a high probability that individual blocks of time series data would differ, with corresponding differences in the power spectrum.

Welch ${ }^{[119]}$ describes an averaging process that may be used for successive power spectra. The Hewlett Packard spectrum analyser allowed such averages to be performed - the displayed power spectrum then being the average of $2^{N}$ samples. Using the RMS value of eight successive spectral analyses ensured that the variations within the 1.78 seconds of repeated data would not cause confusing discrepancies in the presentation of the power spectrum.

The Hewlett Packard spectrum analyser included the facility for the output of stored digital data to an $X-Y$ plotter, and the results presented in Section 5.3 were produced by this method.

### 5.2.2 Data Logging

For analysis of data from the laboratory, it was necessary to transfer recordings from the laboratory equipment to the University's mainframe computer. Here large amounts of data could be stored, retrieved and analysed at will. The spectral analysis package described in Section 5.2 .1 was set to operate on $2048\left(=2^{11}\right)$ time series data points from the CEGB recordings. To allow a common analysis routine to be used for computational and laboratory data the time between samples for all time series data for input was set at 800 microseconds - corresponding to the sampling interval used for the CEGB measurements.

This sampling rate gives a Nyquist limit frequency of 625 Hz , which more than covers the flicker frequency band. Harmonic frequencies up to the eleventh harmonic of 50 Hz will also be recorded accurately. A further SDK-88 microprocessor system was used to undertake all data logging from the laboratory equipment.

Such a system was used because it could easily be incorporated into the system established for programming the TCR control SDK-88s from the Departmental Microprocessor Laboratory's development system. The 8088 processor posessed a 16-bit data highway, allowing high accuracy data handling, and the 20 -bit address bus could give access to up to 1M 16-bit words.

Twelve-bit analogue to digital converters (ADCs) were used, giving a quantisation noise threshold of -72 dB in the time domain. This would enable high-accuracy studies of recorded data to be carried out on the mainframe computer. The program listings for the sampling program is given in Appendix $H$.

The sampling process was initiated by a 10 microsecond pulse output from the AIM-65 system (Appendix D) in synchronism with the first point in the 1.78 second data cycle. The sampling SDK-88 detected this pulse on 8-bit ADC addressed at 5800 , and then executed a 3-channe1, 800 microsecond sampling loop 2225 times.

The stored data could then be uploaded from the SDK-88 memory to a data file on the Tektronix 8650 MUSDU, for transfer by IBM 3470 format floppy disc to the IBM mainframe computer.

The 12-bit ADCs proved to be more susceptable to temperature effects than were the 8-bit ADCs used for the TCR control scheme. Re-calibrating the sampling circuitry proved to be time consuming and tedious. The problem was solved by preceeding the sampling program by a short block which interactively sampled each ADC three times for each of three externally applied voltages: Positive Full Scale Deflection (FSD), ZERO and Negative FSD. Thus each block of data would always be accompanied by digital samples of known reference voltages - enabling absolute sampled valies to be calculated computationally.

The 12-bit ADC and sampling circuitry are shown in Appendix H after the sampling program.

### 5.3 TCR PERFORMANCE WITH THE ARC FURNACE MODEL

The TCR compensator was connected in parallel with the laboratory arc furnace model - at the point shown as ' $B$ ' in Figure 3.8. Disturbances of the line voltage waveform at the point of coupling produced varying firing angles in each branch of the TCR. The effect of the TCR compensator operation may be studied both in the frequency domain and in the time domain.

The values of integration limit, LIMIT, set for different sets of results were given in Table 5.1.

### 5.3.1 Frequency Domain Study of Compensator Action

Section 5.2 showed the advantages of using spectral analysis techniques for the examination of distorted waveforms where a range of frequency components are of interest.

Figures 2.26, 2.27 and 2.28 gave the power spectral density of the supply voltage with and without the are furnace model operating. The power levels of frequencies modulating the 50 Hz 'carrier' are obtained by the summation of the components in the upper and lower sidebands. The arithmetic sum of the power in all modulating frequencies is then the power component of the 'flicker voltage' $V_{f}$. The frequency components of $V_{f}$ that are of primary interest are those in the range $0-30 \mathrm{~Hz}$. These then occur in the absolute frequency range $50 \mathrm{~Hz} \pm 30 \mathrm{~Hz}$, i.e. $20 \mathrm{~Hz} \leqslant \mathrm{f} \leqslant 80 \mathrm{~Hz}$. For some flickar improvement factor to be obtained, it was necessary that the TCR compensator reduce the level of disturbances within this particular frequency band.

The results show the power spectra of the distorted voltage waveforms in dB . A change in level of 6 dB at a particular frequency represents a change in voltage ratios by a factor of two. -6dB is therefore one half of the relative voltage level, and +6 dB is double the relative voltage level, at the chosen frequency.

All plots of power spectra showing. TCR compensator action are shown with the uncompensated distorted voltage plotted on the same axes. The compensated power spectrum is shown as a fine line, to be compared with the heavier line plotted to show the uncompensated spectrum.

The areas where a reduction in power was achieved by the TCR compensator are shaded so that the regions of attenuation may be more easily compared with any regions of amplification. This form of presentation also highlights the 'cross-over' frequency between amplification and attenuation.

Figure 5.5 gives a comparison of the line voltage power spectral density with and without the operation of the TCR compensator. All results presented in this form give the uncompensated line voltage power spectrum as a heavy line, and the compensated line voltage as the lighter line.

If the plots are studied in isolation from each other, differences between them are not immediately clear. Presenting dual plots on the same axes allows comparisons to be made, and the effects of changing TCR compensator control parameters are now studied.
(i) LIMIT $=$ LIMIT1, $R=226.9, K=0.916$

Figure 5.5 shoiss the power spectrum of the line voltage $V_{R}-V_{Y}$ 。

A reduction in the power of components in the absolute frequency range $20 \mathrm{~Hz}-90 \mathrm{~Hz}$ is evident, but the details of such improvement lack clarity.

Figure 5.0 shows only the lower sideband of Figure 5.5. The power in modulation frequencies $0-30 \mathrm{~Hz}$ (absolute frequencies $50-20 \mathrm{~Hz}$ ) is reduced by the compensator by between 0 and -6 dB .


Fig. $5.5: 0-100 \mathrm{~Hz}$ power spectrum of Vry for $K=0.916$, LIMIT 1


Fig. $5.6: 0-50 \mathrm{~Hz}$ power spectrum of Vry for $K=0.916$, LIMIT1

The 'cross-over frequency' where the compensator acts to increase rather than attenuate is at a modulation frequency of approximately 35 Hz ( 15 Hz and 85 Hz absolute). What can be seen from the upper sideband in Figure 5.5 would suggest a similar if not better performance. The higher frequency effects are shown in Figure 5.7 with the $V_{R Y}$ line voltage power spectrum to 500 Hz .

The changes in harmonic power amplitudes due to the TCR compensator are:

3rd Harmonic : +4dB
5th Harmonic : -4 dB
7 th Harmonic : +2.5dB
(ii) LIMIT $=$ LIMIT2, $R=226.9$ Volts, $K=0.916$

The reduction in the power of frequency components in the $0-30 \mathrm{~Hz}$ modulation band was far less for this value of LIMIT corresponding to a steady state a $\simeq 135^{\circ}$.

Figure 5.8 shows the lower 50 Hz modulation sideband in detail the sharper appearance is due to the use of a 300 mHz bandwidth, giving higher resolution in the frequency domain. Any improvement due to the TCR compensator operation is always less than 4 dB .

The corresponding power spectrum to 500 Hz is shown in Figure 5.9. This shows a marked increase in the power of frequency components in the $200 \mathrm{~Hz}-500 \mathrm{~Hz}$ band for TCR operation.

The effects on harmonic amplitudes of TCR operation are:

3rd Harmonic : OdB
5th Harmonic : +3dB
7th Harmonic : +3dB


Fig. 5.7 : $0-500 \mathrm{~Hz}$ power spectrum of Vry for $\mathrm{K}=0.916$, LIMIT 1


Fig. 5.8 : $0-50$ z power spectrum of Vry for $K=0.916$, LIMIT2


Fig. 5.9 : $0-500 \mathrm{~Hz}$ power spectrum of Vry for $\mathrm{K}=0.916$, LIMIT2
(iii) LIMIT $=$ LIMIT3, $R=226.9$ Volts, $K=0.916$

Steady-state sinusoidal tests (5.1) indicate that this value of LIMIT, giving a steady-state $a \simeq 170^{\circ}$, will offer poor shunt reactive compensation.

This is borne out by the results for operation with the arc furnace model, presented in Figures 5.10 and 5.11.
(iv) LIMIT $=$ LIMIT1, $R=226.9$ Volts, $K=0.860$

This increased rating of the TCR compensator corresponds to that used for the later 'steady state sinusoidal' tests in Sections 5.1.1 and 5.1.2. The three phase rating is 512 VAR corresponding to a C/F value of 1.11 (see Section 5.1.1).

Figure 5.12 shows the line voltage spectrum to 100 Hz . Compensator action is particularly marked in the upper modulation sideband, and the cross-over frequency is approximately 20 Hz . Figure 5.13 shows that increasing the compensator rating has increased the amplification of frequencies above 100 Hz - there are particularly noticeable peaks in the power spectrum at 100 Hz and 200 Hz , where the amplification is approximately 10 dB .

Figures 5.14 and 5.15 indicate some improvement in the attenuation of modulation frequencies up to approximately 25 Hz (i.e. $25 \leqslant f \leqslant 75 \mathrm{~Hz}$ absolute), but with greater amplification of modulating frequencies between 40 and 50 Hz relative to the 50Hz carrier.
(v) LIMIT $=$ LIMIT2, $R=226.9$ Volts, $K=0.860$

Increasing the integration limit from LIMIT1 to LIMIT2 (see
Table 5.2) can be seen from Figures 5.16 and 5.17 to give a large increase in the amplification of modulation frequencies between 40 Hz and 50 Hz relative to the 50 Hz carrier.


Fig. 5.10 : $0-50 \mathrm{~Hz}$ power spectrum of Vry for $\mathrm{K}=0.916$, LIMIT3


Fig. 5.11: $0-500 \mathrm{~Hz}$ power spectrum of Vry for $\mathrm{K}=0.916$, LIMIT3


Fig. 5.12: $0-100 \mathrm{~Hz}$ power spectrum of Vry for $\mathrm{K}=0.860$, LIMIT1


Fig. 5.13 : $0-500 \mathrm{~Hz}$ power spectrum of Vry for $K=0.860$, LIMIT 1


Fig. 5.14 : $0-50 \mathrm{~Hz}$ power spectrum of Vry for $K=0.860$, LIMIT 1


Fig. 5.15 : 50-100Hz power spectrum of Vry for $K=0.860$, LIMIT 1


Fig. $5.16: 0-100 \mathrm{~Hz}$ power spectrum of Vry for $\mathrm{K}=0.860$, LIMIT2

The cross-over frequency is unchanged at approximately 25 Hz . The 'flicker band' attenuation is lessened but it is still noticeably better than that obtained with $K=0.916$ (Figure 5.8).

The power spectrum to 500 Hz in Figure 5.18 highlights the amplification at 100 Hz and 200 Hz absolute, and shows general broadband amplification similar to that found for $K=0.916$ (Figure 5.9).
(vi) LIMIT $=$ LIMIT3, $R=226.9$ Volts, $K=0.860$

The change in the power spectrum due to TCR operation is once again extremely slight for the large integration limit. Figures 5.19 and 5.20 show an almost identical power spectrum to that obtained with $K=0.916$ (Figures 5.10 and 5.11), with possibly greater amplification of absolute frequencies less than 10 Hz .

### 5.3.2 Time Domain Study of Compensator Action

The depression of the line voltage due to TCR operation is illustrated in Figure 5.21. The three line voltage waveforms at the point of compensator connection are shown, but the plots are not synchronous and aim only to show the distortion of the 50 Hz supply waveform due to TCR conduction. The varying firing angle is shown clearly for one branch of the compensator in Figure 5.22, and the corresponding laboratory line voltage, $V_{B}-V_{R}$, at the point of compensator connection is shown above the current trace. The time
$t=0$ for Figure 5.22 is fixed by the pulse output from the AIM-65 system at the start of each furnace model data cycle.

The same pulse fixed $t=0$ for each trace of Figure 5.23 which shows the TCR compensator branch currents when connected in parallel with the arc furnace model.

Only 0.2 seconds of the full 1.78 second data cycle are shown in the interests of clarity. However, the independent phase angle control of each TCR branch is clear, with variation of the conduction angle over the full working range.


Fig. 5.17 : $0-50 \mathrm{~Hz}$ power spectrum of Vry for $\mathrm{K}=0.860$, LIMIT2


Fig. 5.18: $0-500 \mathrm{~Hz}$ power spectrum of Vry for $\mathrm{K}=0.860$, LIMIT2


Fig. 5.19 : $0-50 \mathrm{~Hz}$ power spectrum of Vry for $\mathrm{K}=0.860$, LIMIT3


Fig. $5.20: 0-500 \mathrm{~Hz}$ power spectrum of Vry for $K=0.860$, LIMIT3


Fig. 5.21 : 3-phase line voltage depression due to TCR switching




Fig. 5.23 : TCR three-phase branch currents

### 5.4 ESI FLICKERMETER STUDIES

Spectrum analysis has been shown to be a suitable tool for the comparison of compensator performance in different frequency bands (see Section 5.3.1). However, this thesis has not yet related the measured magnitudes of frequency components to the 'annoyance level' described in Section 3.1.3. A comparative study in the laboratory must at some stage be judged in absolute terms.

### 5.4.1 The Use of the Digital Flickermetar

In the United Kingdom the CEGB and the Electricity Council worked closely with the UIE disturbances committee to find a method for accurately assessing the flicker annoyance factor of $a$ distorted supply voltage waveform. The result of this work was a UIE digital flickermeter, first shown and described at the IEE Third International Conference on Sources and Effects of Power System Disturbances in May 1982.

Its measurement method has been accepted as a standard [20], and it is now being used widely for monitoring both flicker and voltage harmonics. Only a brief description of its operating method will be given here - more detailed treatments are available elsewhere ${ }^{[15]}$.

A Digital Equipment Corporation (DEC) LSI 11/23 minicomputer controls all sampling, digital processing and outputs. Fourteen-bit digital samples are made at the rate of 300 per second. Analogue signal conditioning circuits demodulate the supply waveform and weignt $V_{f}$ to simulate the lamp and eye response. The time series output is sampled 75 times each second.

A cumulative probability function (CPF) is then constructed for the selected one of five ranges. Each range spans 200 classified levels, thus:

Range 1 constructs a CPF from 0.05-10
Range 2 constructs a CPF from 0.5-100
Range 3 constructs a CPF from 5-1,000
Range 4 constructs a CPF from 50-10,000

The CPF is evaluated after each ten minutes, and also as a running average.

Thus probability levels

$$
\text { e.g. } P_{0.1}, P_{1.0}, P_{3.0}, P_{10.0}
$$

may be evaluated, giving the classified level that was exceeded for $0.1,1.0,3.0,10.0$ per cent of the time.

The Electricity Council's Engineering Recommendation P7/2 used only $P_{1.0}$ to give a 'guage point fluctuation voltage' $V_{f g}$. The UIE Disturbances Study Committee has since agreed that a combination of different probability levels is required to give a representation of the 'flicker severity factor' $P_{f}[19,20]$.
$P_{f}$ is calculated for three levels of flicker severity:
(a) Annoyance
(b) Perceptible
(c) Visible

A factor of 1.0 for one of these levels would indicate that the measured disturbances were JUST annoying, perceptible or visible. A factor of 10.0 would indicate that the disturbances were ten times worse than just annoying; perceptible or visible.

### 5.4.2 Arc Furnace Model without TCR Compensator

In order to obtain 'reference' disturbance levels for the effect of the laboratory arc furnace model operating without a compensator, the ESI flickermeter was left connected to the point corresponding to point $B$ in Figure 3.9. The arc furnace model was continously operated at its normal rating, and the TCR compensator was disconnected.

The displayed results are given in Table 5.2. The values tabulated opposite probability levels $P_{X x}$ are the classified levels described in Section 5.4.1. The values $P_{\text {MEAN }}$ and $P_{S D}$ have no meaning for flicker severity, but $P_{\text {MEAN }}$ may be treated as a number reprasentative of power.

The important values are those opposite 'annoyance', 'perception' and 'visible'. Thus the flicker voltage at point B (see figure 3.9) is 10 times more severe than 'just annoying', and 15 times worse than 'just perceptible' or 'just visible'. The measured values do not change between calculations for the 1 minute, 10 minute or overall levels because the model is repeating identical data every 1.78 seconds. Thus even the 10 second uppercentile level is constant.

### 5.4.3 Arc Furnace Model with TCR Compensator

The compensator control was set to have parameters identical to those which indicated the best performance from Section 5.3.2.

These parameters were:

```
LIMIT = LIMITI (see Table 5.1)
    R=226.9
    K=0.860
```

as reviewed in Section 5.3.2 (iv), Figures 5.12, 5.13, 5.14 and 5.15. The four Figures, 5.12 to 5.15 , were produced at the same time as the flickermeter results were taken.

CHANNEL 2
RANGE 3

1 minute level 10 Minute level overall level

| $P_{\text {MAX }}$ | 230 | 230 | 230 |
| :--- | ---: | ---: | ---: |
| $P_{0.1}$ | 230 | 230 | 230 |
| $P_{1.0}$ | 225 | 225 | 225 |
| $P_{3.0}$ | 215 | 215 | 215 |
| $P_{10.0}$ | 200 | 200 | 200 |
| $P_{\text {MEAN }}$ | 142 | 141 | 141 |
| $P_{\text {SD }}$ | 42 | 42 | 42 |
|  |  |  |  |
| Annoyance | 10 | 10 | 10 |
| Perception | 15 | 15 | 15 |
| Visible | 15 | 15 | 15 |

Previous 10 second uppercentile level 225

Table 5.2 Flickermeter results for the arc furnace model only

Table 5.3 shows the displayed results. The classified levels for each probability value are less than half those for the uncompensated model, and the annoyance factor has been reduced from 10 times worse to 6 times worse than 'just annoying'.

It was encouraging to note that the flickering of a tungsten filament lamp connected at the point of measurment was also visibly reduced.

## CHANNEL 2

## RANGE 3

## 1 minute level 10 minute level overall level

| $P_{\text {MAX }}$ | 105 | 105 | 105 |
| :--- | ---: | ---: | ---: |
| $P_{0.1}$ | 100 | 100 | 100 |
| $P_{1.0}$ | 90 | 90 | 90 |
| $P_{3.0}$ | 85 | 85 | 85 |
| $P_{10.0}$ | 75 | 75 | 75 |
| $P_{\text {MEAN }}$ |  |  |  |
| $P_{\text {SD }}$ | 57 | 57 | 57 |
|  | 13 | 13 | 13 |
| Annoyance |  |  |  |
| Perception | 10 | 10 | 6 |
| Visible | 10 | 10 | 10 |

Previous 10 second uppercentile level 90

Table 5.3 Flickermeter results for the compensated arc furnace model

## CHAPTER SIX

A TWELVE-PULSE THYRISTOR-CONTROLLED REACTOR

### 6.1 MODELLING AND CONTROL

### 6.1.1 Modelling Requirements

6.1.2 Conduction Patterns
6.1.3 Control Requirements
6.1.4 Control Variables
(i) Sample Loop Delay
(ii) Reference Sinusoid (iii) Integration Limit

### 6.2 STEADY-STATE TUNING

6.2.1 $\begin{aligned} & \text { Thyristor Firing and Conduction } \\ & \text { Limits }\end{aligned}$
6.2.2 Steady-State Reactive Compensation Results

### 6.3 TWELVE-PULSE TCR PERFORMANCE WITH THE ARC FURNACE MODEL

### 6.3.1 Frequency Domain Study of Compensator Action

6.3.2 Time Domain Study of Compensator Action

## CHAPTER SIX

## A TWELVE-PULSE THYRISTOR-CONTROLLED REACTOR

Twelve-pulse schemes have been successfully used in reactifier equipment ${ }^{[127]}$ to reduce the harmonic current generation. Such schemes use different sets of three-phase secondary windings on the same transformer core to achieve current cancellation at harmonic frequencies greater than the third.

Miller ${ }^{[95]}$ concludes his study of TCR compensator harmonics by presenting a twelve-pulse arrangement. Such a scheme will be investigated here, with a study of control methods and their application for voltage flicker reduction.
6.1 MODELLING AND CONTROL

The six-pulse TCR compensator described in Chapters IV and $V$ was shown to give a reduction in the flicker frequency components of an arc furnace supply voltage waveform. The same laboratory modelling techniques were then applied to the construction of a twelve-pulse TCR compensator, for application with the arc furnace model described in Chapter II.

### 6.1.1 Modelling Requirements

A twelve-pulse thyristor scheme will consist of two equally rated six-pulse units connected in parallel. Phase displacement of one unit from the other may be obtained using different three-phase transformer secondary winding arrangements for each six-pulse unit, the primary windings being connected at the same point. This is more easily accomplished by using a single transformer with two secondary sets of windings sharing the same magnetic circuit with only one primary. Such a transformer is shown in Figure 6.1 together with the relevant voltage and current relationships.

The twelve-pulse $T C R$ compensator three-phase rating was required to be equal to the rating of the six-pulse compensator which gave the best flicker improvement results in Chapter $V$. The rating for full conduction was then 579VA, with the rating equally divided between the two six-pulse secondary circuits of the $\Delta-\Delta / Y$ transformer. Each compensator branch was constructed as a 'unit' of 1.00 H inductance, connected in series with a BTX $18-500^{[106]}$ thyristor and 0.50 hm resistor for branch current measurement. Firing circuits were constructed to be identical to those used for the six-pulse TCR.

The short circuit impedance of the $\Delta-\Delta / Y$ transformer was approximately $0.5+j 0.20 \mathrm{hms}$, considered to be negligible compared to the reactance of the compensator inductances. The transformer magnetising current was approximately 0.4 A , and slight distortion of the supply voltage waveform was observed because of this.


Fig. $6.1: Y-\Delta / Y$ transformer winding connections with voltage and current relationships

### 6.1.2 Conduction Patterns

Both the transformer $Y$ and $\Delta$ secondaries were connected to identical $\Delta$-connected three-phase TCR units. The definition of circuit parameters is given in Figure 6.2. The conduction patterns within each of the $\triangle$-connected $T C R$ units are identical to those shown in Chapter IV, but to a common time reference all voltages and currents in the arrangement connected to the $Y$ secondary lead those connected to the $\Delta$ secondary by a phase angle of $30^{\circ}$ as shown in Figure 6.1.

The sum of the currents drawn by the two secondary circuits is then drawn from the supply by the transformer primary. Conduction patterns are best studied for each secondary six-pulse TCR arrangement operating in isolation from the other, then the principle of superposition may be used to obtain the combined effect on the primary circuit. Figure 6.3 shows the current conduction patterns for thyristor firing delayed at 100, 135 and 170 degrees after the respective voltage zero crossing. Figure 6.4 shows how the currents add in the primary circuit.

### 6.1.3 Control Requirements

An advantage of the $Y-Y / \Delta$ twelve-pulse TCR system is that thyristor conduction in the relevant branch of the $\Delta$-connected secondary circuit may lead the conduction in the $Y$-connected secondary circuit by a phase angle of $30^{\circ}$. The flexibility of the microprocessor-based control equipment allowed it to be easily adapted for use with the twelve-pulse scheme. Each of the three microprocessors continued to sample separate line voltages, and decide on thyristor firing angles using an 'integral of voltage difference' calculation similar to that described in Chapter IV.




FIRST STAGE


SECOND STAGE

Fig. 6.2 : Connection diagram of 12-pulse TCR compensator



Fig. 6.3 : $Y-\Delta / Y$ Transformer secondary current conduction patterns


Flg. $6.4: Y-\Delta / Y$ Transformer primary current conduction patterns

Figure 6.5 shows the allowable conduction angles for both of the secondary circuits, with respect to the primary line voltage that is sampled by the control system. We define the period when current is flowing in the 30 degrees phase advanced six-pulse unit as 'first stage conduction', and that period when current is flowing in the in-phase six-pulse unit as 'second stage conduction'. It is clear from Figure 6.5 that if the voltage-zero crossing is retained for Initiation of the integration procedure (see Section 4.2.3), then the earliest firing angle for first-stage conduction is preceded by an integration period of only 3.33 milliseconds. This shorter integration period could easily have been overcome, but the control philosophy for the twelve-pulse system did not demand such action.

It was intended that the speed of response of the TCR compensator could be improved by having the ability to initiate first-stage firing as soon as possible.

It was highly likely that such shortening of the integration period would result in some loss of accuracy in the compensation system, and therefore the second-stage conduction period would be used for slower and more accurate control.

The microprocessor systems required modification of the control programs to achieve the following items in both positive and negative half-cycle sections of the control routine:
(a) Integration from voltage zero-crossing to a lower integration limit, LIMIT1, set to initiate first-stage conduction. Integration then to continue to a higher integration limit, LIMIT2, for second-stage conduction.
(b) Restriction of first-stage firing pulse output to between 3.33 and 8.33 milliseconds after primary voltage zero-crossing.

The assembler language program, 'FirBsub.asm', is listed in full in Appendix K.


Fig. 6.5 : $Y-\Delta /$ Ytransformer primary IIne voltage with secondary current conduction angles

### 6.1.4 Control Variables

The variables in the twelve-pulse TCR control algorithm are similar to those treated in Section 4.2 .4 for the six-pulse version:
i.e. (i) The sample loop delay, D.
(ii) The reference sinusoid $v_{R}(\omega t)$.
(iii) The integration limit, LIMIT.
and these are once again considered in turn.

## (i) Sample Loop Delay, D

The same block of program code as given in Section 4.2.4 was used to allow a variable hexadecimal value, $D$, to be inserted into every sampling loop. There are now four such sampling loops in the program, covering the integration periods before the first and second stage firing for positive and negative half cycles.

The sample loop delay time, $\Delta t$, was thus adjusted to be as near as 74.0 microseconds as possible, and the times obtained were:

System 1, positive half cycle, first stage $: \Delta t=74.1 \mu \mathrm{secs}$ positive half cycle, second stage : $\Delta t=74.5 \mu \mathrm{secs}$ negative half cycle, first stage $: \Delta t=74.1 \mu s e c s$ negative half cycle, second stage $: \Delta t=74.3 \mu$ secs
System 2, positive half cycle, first stage $: \Delta t=74.1$ usecs positive half cycle, second stage : $\Delta t=73.9 \mu \operatorname{secs}$ negative half cycle, first stage $: \Delta t=74.1 \mu \mathrm{secs}$ negative half cycle, second stage $: \Delta t=73.6 \mu \mathrm{secs}$

System 3, positive half cycle, first stage : $\Delta t=74.1$ usecs positive half cycle, second stage : $\Delta t=73.4 \mu \mathrm{secs}$ negative half cycle, first stage $: \Delta t=73.3 \mu \mathrm{secs}$ negative half cycle, second stage $: \Delta t=73.9 \mu \mathrm{secs}$

The final location of bytes representing ' $D$ ' in RAM were 20, 101, 194 and 275 bytes respectively from the start of the 'FirBsub' object code program block.
(ii) The Reference Sinusoid, $V_{R}(\omega t)$

The ADCs and sampling circuitry was left as set for the six-pulse TCR compensator.

The open circuit line voltage of the laboratory model was nominally 175 volts, and it was found that the magnetising current of the $\Delta-\Delta / Y$ transformer depressed this voltage to approximately 171 volts.

Full three-phase TCR conduction, in both first and second stage units, further depressed the line voltage to approximately 149 volts. The reference sinusoid values were set in RAM to be equivalent to a sine wave with an RMS value of 146 volts.

The LSB of the data byte represents 2.063 volts, therefore

$$
v_{R}=127+100 \sin \omega t
$$

With the sampling frequency at approximately 74 microseconds, there were once again 133 reference points calculated for each half cycle. These were stored in look-up tables 'sinel' and 'sine2' in RAM and are given in Appendix K.

## (iii) Integration Limit, LIMIT

Each of the three controllers required four integration limits to be set in RAM to determine the position of the four thyristor firing pulses through each 50 Hz voltage cycle.

POSLIM1 - Determined the position of the first-stage firing pulse in the positive half-cycle.

POSLIM2 - Determined the position of the second-stage firing pulse in the positive half-cycle.

NEGLIM1 - Determined the position of the first-stage firing pulse in the negative half-cycle.

NEGLIM2 - Determined the position of the second-stage firing pulse in the negative half-cycle.

The most successful thyristor firing angles for the six-pulse TCR were shown in Chapter $V$ to be those giving $a=100^{\circ}$; allowing the greatest range of control as the model arc furnace current increases toward the short-circuit value.

The integration limits were set in the twelve-pulse TCR to correspond to $a=100^{\circ}$
i.e. $\quad \varepsilon=70^{\circ}$ and $\partial=100^{\circ}$

Part 6.2 details how these integration limits were set for a steady-state study, and Part 6.3 gives the results of applying the system to the fluctuating model arc furnace load.

### 6.2 STEADY-STATE TUNING AND PERFORMANCE

The studies performed for the six-pulse TCR compensator in Part 4.3 gave an appreciation of the effects of changing different control variables. The most useful of these was judged to be the 'shunt load TCR compensation' experiment (4.3.3 (ii)) and this was repeated in various forms for the twelve-pulse scheme.

### 6.2.1 Thyristor Firing and Conduction Limits

The thyristor firing circuitry and isolation transformers were identical to those used for the six-pulse TCR compensator described in Section 4.3.1. The same 8-bit output port was used to transfer firing commands to the pulse stretching and amplification circuitry. The latching circuitry was particularly important for this application, where to apply a long output pulse from the processor would have inhibited integration following first-stage firing.

The SDK88 'SI' register was again used as a counter and incremented through 133 steps, one for each analogue to digital conversion made in the half-cycle. Tables of the reference sinusoids 'sinel' and 'sine2' are not presented here, but may be found at the end of the 'FirBsub.asm' program listing in Appendix K.

This counter 'SI' was again used as a reference for the program to determine whether firing should be allowed, and the values were used to limit $\varepsilon$ and $a$ to:
and

$$
\begin{aligned}
& 60^{\circ} \leqslant \varepsilon \leqslant 150^{\circ} \\
& 90^{\circ} \leqslant \partial \leqslant 180^{\circ}
\end{aligned}
$$

Tha 1 imiting values appear in the program listing (Appendix K).

### 6.2.2 Steady-State Reactive Compensation Results

The step changes and depression of the model supply line voltage waveform varied according to the firing angles $\varepsilon$ and $\partial$.

Figure 6.6 shows how the open circuit line voltage is depressed by operation of the first-stage unit, with the second stage unit disconnected. The limits required for this steady-state 'open circuit' condition were:

POSLIM1 = 256 dec , @ 0100 NEGLIM1 = 192 dec , @ $00 C 0$
for each of the three systems, giving $\varepsilon \simeq 70^{\circ}$.
The corresponding waveforms for second-stage conduction only are given in Figure 6.7. A value of $a \simeq 110^{\circ}$ was obtained with limits set at:

POSLIM2 = 448 dec , (@ 01 CO NEGLIM2 = 384 dec , () 0180

Further tests were performed with the first and second stages acting in isolation from each other to compare the shunt compensation effects of the separate halves of the twelve-pulse TCR system before both stages were used together.

Figure 6.8 shows the steady-state inductive load compensation test circuit, and the V-I characteristics obtained.


Fig. 6.6 : Line voltage depression for 12 -pulse TCR first stage operation


Fig. 6.7 : Line voltage depression for 12 -pulse TCR second stage operation


Fig. 6.8 : 12-pulse TCR steady state inductive load shunt compensation $V-1$ characteristic

### 6.3 TWELVE-PULSE TCR PERFORMANCE WITH THE ARC FURNACE MODEL

Before attempting to operate both stages of the twelve-pulse compensator together, each stage was connected in turn to the laboratory arc furnace model.

The integration limits given in Section 6.2 .2 remain applicable, since they were set for the condition where the inductive test load current was zero.

The arc furnace model was operated at its rated value as described in Chapter II, causing the TCR conduction angles to change cycle-by-cycle.

Figures 6.9, 6.10, 6.11 and 6.12 show the change in the line voltage power spectrum caused by operation of only the first-stage of the twelve-pulse TCR. Figures $6.13,6.14,6.15$ and 6.16 show the spectra corresponding to operation of the second-stage only.

Both stages give a reduction in the $0-50 \mathrm{~Hz}$ modulation frequency sidebands similar to the results presented for the six-pulse TCR compensator in Chapter $V$.

Operating both the first- and second-stage units of the twelve-pulse TCR system together required that the integration limits be adjusted in order to keep $\varepsilon=70^{\circ}$ and $\partial=110^{\circ}$ for the three-phase system.

The limits set to achieve these firing angles, with no model arc furnace current flowing, are shown in Table 6.1.

Figures 6.17, 6.18, 6.19 and 6.20 show the change in power spectra caused by operation of both stages of the twelve-pulse TCR compensator.

It is apparent that the twelve-pulse system as operated did not achieve as great a reduction in low frequency modulation power as the six-pulse TCR compensator showed. The reasons for the disappointing results may possibly lie in the control strategy used, and this is discussed further in Section 8.1.2.


Fig. $6.9: 0-100 \mathrm{~Hz}$ power spectrum of Vry showing effect of 12-pulse TCR first stage operation


Fig. 6.10: $0-500 \mathrm{~Hz}$ power spectrum of Vry showing effect of 12-pulse TCR first stage operation


Fig. 6.11: $0-50 \mathrm{~Hz}$ power spectrum of Vry showing effect of 12-pulse TCR first stage operation


Fig.6.12 : 50-100Hz power spectrum of Vry showing effect of 12-pulse TCR first stage operation


Fig. 6.13: $\mathbf{0 - 1 0 0 H z}$ power spectrum of Vry showing effect of 12-pulse TCR second stage operation


Fig. 6.14: $0-500 \mathrm{~Hz}$ power spectrum of Vry showing effect of 12-pulse TCR second stage operation


Fig. 6.15: $0-50 \mathrm{~Hz}$ power spectrum of Vry showing effect of 12-pulse TCR second stage operation


Fig. 6.16:50-100Hz power spectrum of Vry showing effect of 12-pulse TCR second stage operation

|  | SYSTEM 1 | SYSTEM 2 | SYSTEM 3 |
| :--- | :---: | :---: | :---: |
| POSLIM1 | 0080 | 0080 | 0060 |
| POSLIM2 | 0120 | 0120 | $00 B 0$ |
| NEGLIM1 | 0060 | 0020 | 0020 |
| NEGLIM2 | $00 C O$ | $00 B 0$ | 0040 |

Table 6.1 Hexadecimal Integration Limits for the twelve-pulse TCR Compensator


Fig. 6.17 : $0-100 \mathrm{~Hz}$ power spectrum of Vry showing effect of


Fig. $6.18: \mathbf{0 - 5 0 0 H z}$ power spectrum of Vry showing effect of 12-pulse TCR full operation


Fig. 6.19 : $0-50 \mathrm{~Hz}$ power spectrum of Vry showing effect of 12-pulse TCR full operation


Fig. 6.20 : $50-100 \mathrm{~Hz}$ power spectrum of Vry showing effect of 12-pulse TCR full operation

## CHAPTER SEVEN

COMPUTATIONAL MODELLING AND ANALYSIS
7.1 THE PRINCIPLE OF THE COMPUTATIONAL MODEL
7.1.1 The System to be Modelled
7.1.2 Measured and Calculated Currents and Voltages
7.1.3 Inputs to the Arc Furnace Model
7.1.4 Phase Angle ' $\delta$ '
$7.2 Y-\triangle$ TRANSFORMER CURRENT AND VOLTAGE
TRANSFORMATIONS
7.2.1 Current Transformation
7.2.2 Voltage Transformation
7.2.3 Current Derivative Transformation
7.3 PERFORMANCE OF THE COMPUTATIONAL ARC FURNACEMODEL
7.3.1 Results Comparison Using Power Spectra
7.3.2 Results Comparison in the Time Domain
7.3.3 Demodulation
7.4 COMPUTATIONAL MODELLING OF A TCR COMPENSATOR
7.4.1 TCR Compensator Circuit Definitions
7.4.2 The Differential Equations of Compensator Currents
7.4.3 Step-by-Step Solution of Compensator Differential Equations
7.4.4 Compensator Control
7.4.5 Results from the Computer Model Compensator

### 7.1 THE PRINCIPLE OF THE COMPUTATIONAL MODEL

As the Templeborough arc furnace installation and its supply (Part 2.2) were modelled physically in the laboratory (Part 2.3), it was a parallel aim of this research project to construct a digital model. The main benefits of such a model would be found in the study of various compensator arrangements and their control. This could be achieved prior to the construction of such systems in the laboratory.

The approach to the digital modelling was essentially simple: Values of current measured at the installation would be used to calculate volt-drops across known impedances. The voltage at any point in the network would thus be known with respect to some reference. Additional currents due to compensator connection would suitably modify the calculated voltages.

The details of such a technique are studied below.

### 7.1.1 The System to be Modelled

Chapter II, Part 2, describes the Templeborough system in detail, and shows how the impedance of the supergrid transformer SGT4 dominates in the supply impedance to the 33 kV furnace busbar. The transformer windings were connected $Y$ primary and $\Delta$ seconday. If per unit (p.u.) values are maintained the transformer voltage ratio need not concern us.

The form of the measured current waveforms is extremely non-sinusoida1 (Figure 2.3), and a step-by-step solution of circuit equations required instataneous circuit equations rather than a treatment for RMS quantities.

The impedances for the supply system were given in Section 2.2.1 as percentage values to a 100 MVA base. Referring all impedances to 33 kV gives $Z_{\text {base }}=10.89$ Ohms and the following ohmic impedances for the supply system at 50 Hz :

$$
\begin{aligned}
Z_{\text {tot }} & =(0 & +j 0.1307) & \text { Ohms }
\end{aligned} \begin{array}{ll}
275 \mathrm{kV} \text { Supply } \\
& +(0.0565+j 2.595) \\
& \text { Ohms }
\end{array} \begin{array}{ll}
\text { SGT4 } \\
& +(0.00218+j 0.01089) \text { Ohms }
\end{array} \begin{array}{ll}
33 \mathrm{kV} \text { Cable }
\end{array}
$$

$\therefore \mathrm{Z}_{\text {tot }}=0.0587+\mathrm{j} 2.737$ Ohms
The total 50 Hz inductance of the system is then 8.711 millihenries.

The three phase resistance and inductance network is shown in Figure 7.1. For balanced sinusoidal conditions the RMS values of $i_{1}, i_{2}, i_{3}, i_{4}, i_{5}$, and $i_{6}$ would be equal, and $a$ one-line diagram would suffice. For this study of instantaneous unbalanced currents, all three primary and secondary circuits must be considered.

### 7.1.2 Measured and Calculated Currents and Voltages

The 1 ine currents corresponding to $i_{R}, i_{Y}$ and $i_{B}$ in Figure 7.1, and the phase voltages at those points, were measured and recorded by the CEGB (see Section 2.2.2 and Appendix B). The $\Delta-Y$ transformation described in Section 7.2 yields $i_{1}, i_{2}$ and $i_{3}$. The knowledge of these current values allows resistive volt drop to be calculated, and the value of di/dt at the same instant (see Section 8.3.2) may be used to obtain the values of voltages at all points in the network using:

$$
\Delta V=R i+L \frac{d i}{d t}
$$

for each branch.

Figure 7.2 gives the notation used to refer to currents and voltages at different points of the network. At this stage $i_{4}, i_{5}, i_{6}$ and derivatives are equal to $i_{R}, i_{Y}, i_{B}$ and derivatives.


Fig. 7.1 : The resistance and Inductance network for the computational model


Fig. 7.2 : Definition of network voltages and currents

A step-by-step computational process was then used with the recorded furnace currents as the driving function. The same span of data as used for the physical laboratory model was used, without cubic spline interpolation between recorded values of current. The currents $i_{1}, i_{2}, i_{3}$ and their derivatives may be calculated from $i_{4}, i_{5}, i_{6}$ and their derivatives; via the $\Delta-Y$ current transformation (see Section 7.2). Then the voltages $v_{1}, v_{2}, v_{3}$ may be found at each step by subtracting a calculated voltage drop from the sinusoidal infinite busbar voltages $v_{S 1}, v_{S 2}$ and $v_{S 3}$.
i.e.

$$
\left[\begin{array}{l}
v_{1} \\
v_{2} \\
v_{3}
\end{array}\right]=\left[\begin{array}{l}
v_{S 1} \\
v_{S 2} \\
v_{S 3}
\end{array}\right]-R_{S C}\left[\begin{array}{l}
i_{1} \\
i_{2} \\
i_{3}
\end{array}\right]-\left(L_{S}+L_{S C}\right) \frac{d}{d t}\left[\begin{array}{l}
i_{1} \\
i_{2} \\
i_{3}
\end{array}\right]
$$

Where

$$
\begin{aligned}
& v_{S 1}=V_{S} \sin \omega t \\
& v_{S 2}=v_{S} \sin (\omega t+2 \pi / 3) \\
& v_{S 3}=V_{S} \sin (\omega t-2 \pi / 3)
\end{aligned}
$$

and $\omega=100 \pi$

The $\gamma-\Delta$ voltage transformation from Section 7.2 then yields $v_{4}, v_{5}$ and $v_{6}$, and:

$$
\left[\begin{array}{l}
v_{7} \\
v_{8} \\
v_{9}
\end{array}\right]=\left[\begin{array}{l}
v_{4} \\
v_{5} \\
v_{6}
\end{array}\right]-R_{C A B}\left[\begin{array}{l}
i_{4} \\
i_{5} \\
i_{6}
\end{array}\right]-L_{C A B} \frac{d}{d t}\left[\begin{array}{l}
i_{4} \\
i_{5} \\
i_{6}
\end{array}\right]
$$

It is the 'flicker voltage' component of $v_{7}, v_{8}$ and $v_{9}$ that may be reduced by the addition of a suitable compensating network to modify $\boldsymbol{i}_{4}, i_{5}$ and $\boldsymbol{i}_{6}$. This is studied further in Part 7.4.

The computational process was carried out for each of the 2225 sequential samples in the 89 cycles used. The real time sampling interval of 800 microseconds was not relevant to the computational process.

The program to model the supply system carrying arc furnace currents was written in the FORTRAN language, and the full program listing is given in Appendix J. Comment statements within the listing explain its operation.

### 7.1.3 Inputs to the Arc Furnace Model

The main FORTRAN program; SYSMOD6 (Appendix J) was stored in compiled form, and run repeatedly with varying input parameters read from files of data set up for input to the program. The system, and files used, is described further in Appendix J.

The main requirement for the operation of the arc furnace numerical model is the accurate time-series data for are furnace three-phase line currents and their first derivatives. A further three channels were used to input the recorded three-phase voltages for comparison with calculated values, giving:

| CHANNEL: | 1 | 2 | 3 | 4 | 5 | 5 | 7 | 8 | 9 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| INPUT: | $v_{R}$ | $v_{Y}$ | $v_{B}$ | $i_{B}$ | $i_{R}$ | $i_{Y}$ | $\frac{d i_{B}}{d t}$ | $\frac{d i_{R}}{d t}$ | $\frac{d i_{Y}}{d t}$ |

The first derivatives of line current were calculated using the cubic spline fitting routines described in Appendix C. A further input file, 'SYSMOD OPTION', contained the required settings for program flow bit settings, results formats and iteration loop limits.

### 7.1.4 The Phase Angle ' $\delta$ '

When the current drawn by the arc furnace installation is low, the voltages $v_{7,8,9}$ will be practically in phase with the supply voltages $v_{S 1, S 2, S 3}$. The circuit impedance is dominantly inductive, and as the current drawn from the supply increases so $\mathrm{v}_{7,8,9}$ will lag $v_{S 1, S 2, S 3}$ by an increasing amount.

The CEGB recordings of current, $i_{R, Y, B}$, were accompanied by simultaneous recordings of phase voltage, $V_{R, Y, B}$. The voltage recordings were used to generate line voltage values $V_{R Y, Y B, B R}$ for comparison with the calculated values $v_{7,8,9^{\circ}}$. The recordings alone give no indication of the phase of the recorded currents ralative to infinite busbar voltage. The varying phase angle which may be observed between $i_{R, Y, B}$ and $v_{R, Y, B}$ is a function of the changing value of the unknown impedance $Z_{U}$ (see Figure 3.10).
where

$$
z_{U}=R_{A R C}+R_{U}+j X_{U}
$$

The values of $i_{R, Y, B}$ and $v_{7,8,9}$ will both vary in phase relative to $v_{S 1, S 2, S 3}$; and a nominal angle of ' $\delta$ ' radians may be attached to the difference between the first zero crossings of $i_{R}$ and $v_{S 1}$.

Running the full program for each of the 2225 points will generate the calculated values of $v_{7,8,9}$ for 89 cycles. If ' $\delta$ ' has been set incorrectly then $v_{7,8,9}$ will be out of phase with the voltage $v_{R Y, Y B, B R}$ obtained from the recordings. This phase error was used to adjust ' $\delta$ ' iteratively until the error magnitude was reduced below a set average limit of 0.1 radians per cycle, giving

$$
' \delta^{\prime}=-0.235 \text { radians }
$$

which is a phase angle of 14 degrees.

### 7.2 Y- $\triangle$ TRANSFORMER CURRENT AND VOLTAGE TRANSFORMATIONS

Figure 7.3(a) shows the primary and secondary currents and voltages at the terminals of a $\gamma-\Delta$ transformer, and gives a notation to be used for the winding voltages and currents where necessary.

Figure $7.3(b)$ shows the coil sense notation to be used.

### 7.2.1 Current Transformation

The star point of the load on the secondary windings is the arc furnace melt pool. The melt pool is insulated from surrounding metal work by refractory brick, and there is no 'neutral' return to the $\Delta$ winding. Therefore there can be no zero sequence component in the secondary circuit, and:
and $\quad \begin{aligned} & i_{X}+i_{Y}+i_{Z}=0 \\ & i_{4}+i_{5}+i_{6}=0\end{aligned}$
If

$$
v_{1}=N v_{4}
$$

Then $v_{4}=\sqrt{3} \frac{v_{B}}{N}$ and $i_{Y}=\frac{N}{\sqrt{3}} i_{2}$, where is is the turns ratio.
For the secondary circuit:

$$
\begin{aligned}
& i_{4}=i_{Y}-i_{X} \\
& i_{5}=i_{Z}-i_{Y} \\
& i_{6}=i_{X}-i_{Z}
\end{aligned}
$$

Giving,

$$
i_{X}=\frac{i_{6}-i_{4}}{3} ; \quad i_{Y}=\frac{i_{4}-i_{5}}{3} ; \quad i_{Z}=\underline{i}_{5} \frac{i_{6}}{3}
$$

Using the vectors

$$
I_{X Y Z}=\left[\begin{array}{l}
i_{X} \\
i_{Y} \\
i_{Z}
\end{array}\right] \quad \text { and } \quad I_{456}=\left[\begin{array}{l}
i_{4} \\
i_{5} \\
i_{6}
\end{array}\right]
$$

 winding voltages and currents


Fig. 7.3(b) : Transformer winding voltage - current conventions

We have,

$$
I_{X Y Z}=\frac{1}{3}[C] I_{456}
$$

where [C] is the matrix $\left[\begin{array}{rrr}-1 & 0 & 1 \\ 1 & -1 & 0 \\ 0 & 1 & -1\end{array}\right]$
But, $I_{123}=\frac{\sqrt{3}}{N} I_{X Y Z}$, where $N$ is the turns ratio.

Then, for $N=1$,

$$
I_{123}=\frac{1}{\sqrt{3}}[C] I_{456}
$$

It may also be shown that, for $N=1$,

$$
I_{456}=\left[C_{t}\right] I_{123}
$$

where $\left[C_{t}\right]$ is the transposed matrix of [C].

### 7.2.2 Voltage Transformation

Using the vector and matrix notation for
$v_{A B C}=\left[\begin{array}{l}v_{A} \\ v_{B} \\ v_{C}\end{array}\right], v_{123}=\left[\begin{array}{c}v_{1} \\ v_{2} \\ v_{3}\end{array}\right]$ and $v_{645}=\left[\begin{array}{c}v_{6} \\ v_{4} \\ v_{5}\end{array}\right]$
then,

$$
V_{A B C}=\frac{1}{3}[C] V_{123}
$$

But,

$$
V_{645}=\frac{\sqrt{3}}{N} V_{A B C} \text { where } N \text { is the turns ratio. }
$$

Then, for $\mathrm{N}=1$,

$$
v_{645}=\frac{1}{\sqrt{3}}[c] V_{123}
$$

It may also be shown that, for $N=1$,

$$
\begin{aligned}
& v_{123}=-\sqrt{3}\left[c_{t}\right] v_{645} \\
& v_{a b c}=\frac{1}{\sqrt{3}}\left[c_{t}\right] v_{A B C}
\end{aligned}
$$

and $V_{A B C}=\sqrt{3}[c] V_{a b c}$
where $\left[C_{t}\right]$ is the transposed matrix of [C].

### 7.2.3 Current Derivative Transformation

For each of the primary-secondary coil pairs as shown in Figure 7.3(b) the mutual inductance, $M$, relates voltage and current such that:

$$
V_{P}=-M \frac{d I}{d t} \quad \text { and } \quad V_{S}=-M \frac{d I p}{d t}
$$

Giving,

$$
\frac{-V_{p}}{\mathrm{dI} / \mathrm{dt}}=\frac{-V_{S}}{\mathrm{dIp} / d t}=M
$$

For $N=1, I_{S}=I_{p}$

$$
V_{S}=V_{p}
$$

and

$$
\frac{d I}{d t} S=\frac{d I p}{d t}
$$

The current transformations established in Section 7.2.1 therefore hold for the first order differentials of $I_{123}, I_{456}$ and $I_{X Y Z}$.

### 7.3 PERFORMANCE OF THE COMPUTATIONAL ARC FURNACE MODEL

Comparisons of measured voltage waveform distortion have been made (Sections 2.4.3 and 5.3.1) by studying the distribution of each signal's power spectral density. The modulation frequencies of particular interest for a 'flicker' analysis are contained in the $0-30 \mathrm{~Hz}$ sidebands of the 50 Hz supply voltage power spectrum.

The computational model, described in this Chapter, used measured values of line current and its first derivative to calculate a distorted supply waveform. The comparisons between real and calculated distorted voltages are now presented, firstly in the frequency domain and secondly in the time domain. Finally, the results of demodulating the supply voltage waveform are shown to require careful interpretation.

### 7.3.1 Results Comparison using Power Spectra

Only the phase voltages at the Templeborough 33 kV busbars were measured and recorded by the CEGB. Section 2.2 .2 showed how the study of line voltages calculated from these phase voltages is valid. The line voltages derived from the phase voltage recordings are denoted MVRY MVYB MVBR, and their power spectra are given in Figure 7.4(a)(b)(c).

The computational model described in 7.1.2. and listed in Appendix J, produced the line voltages CVRY CVYB CVBR representing those occurring at the 33 kV busbar. The power spectrd of MVRY and CVRY are given in Figure $7.5(a)$ and (b) respectively. The equivalent comparisons for MVYB/CVYB and MVBR/CVBR are not presented, because the red-yellow line voltage spectra compared in Figure 7.5 are representative of the three-phase voltages.




Fig. 7.4 : $0-100 \mathrm{~Hz}$ power spectrum of line voltages derived from measured phase voltages



Fig. 7.5 : Comparison of power spectra of measured and calculated arc furnace line voltages MVRY and CVRY

Points arising from a study of Figure 7.5 are:
(i) The upper modulation sideband of CVRY has a power spectral density distribution very close to that of MVRY. The 'peak and trough' formation of the spectrum in this band is almost identical, with the most obvious differences being in the absolute power levels of a few frequency blocks (e.g. 57 Hz , $66.5 \mathrm{~Hz}, 77 \mathrm{~Hz}, 92 \mathrm{~Hz}$ ).
(ii) The lower modulation sideband of CVRY is far less in agreement with that of MVRY. The most striking difference occurs in the absolute frequency range 1 Hz to 20 Hz . Here the power spectral components are, on average, some 20dB lower for CVRY than those in MVRY.
(iii) Modulation frequencies that are most important for any 'flicker' study have been calculated with reasonable accuracy. There are some discrepancies, but it is not necessary for CVRY exactly to equal MVRY. CVRY will be a perfectly satisfactory reference distorted voltage from which to proceed with a study of reactive compensation. Reactive compensation will modify the power spectrum of CVRY and allow changes in the powers of the modulating frequencies to be assessed for a relative improvement factor.

### 7.3.2 Results Comparison in the Time Domain

Early work placed greater significance on the distorted voltage waveform rather than its power spectrum $[8,66]$. The 33 kV phase voltages from the recorded Templeborough data were shown in Figure 2.3 as MVR, MVY and MVB. Each of these voltages shows sevare distortion from the sinusoidal form, and the distortion is particularly noticeable about the voltage peaks.

The computational model described in Section 7.1 .2 and listed in Appendix J, produced the line voltages CVRY CVYB CVBR representing those occurring at the 33 kV busbar. MVRY is repeated for comparison with CVRY over ninety 50 Hz cycles in Figure 7.6. The corresponding waveforms for MVYB/CVYB and MVBR/CVBR are not presented, because the red-yellow voltage is representative of the form of the other line voltages.

A cursory study of Figure 7.6 shows that the sudden and severe voltage changes for MVRY are absent from CVRY, and suggests that the modulation voltage, $V_{f}$, is far lower for CVRY.

The first four 50 Hz cycles of MVRY and CVRY are presented in more detail in Figure 7.7, which clearly shows the greater magnitude of MVRY's departures from a sinusoidal form.

The disagreement between these measured and calculated line voltages is then most pronounced for high frequency disturbances of the sinusoidal waveform. Lower frequency modulation of the 50 Hz supply voltage cannot be discerned from Figure 7.7, but closer inspection of Figure 7.6 shows that the sub-harmonic modulation is of a similar magnitude for both waveforms. This is highlighted when MVRY and CVRY are given in the time-compressed form of Figure 7.8. The quantitative study in Section 7.3 .1 shows that the power levels of modulating frequencies between 1 and 30 Hz are almost identical.

### 7.3.3 Demodulation

Modulating frequencies causing lamp flicker may be seen in greater detail in the time domain if the 50 Hz fundamental 'carrier' waveform is removed from the time series data.

Such a process was easily accomplished on the mainframe computer for the 90 cycles of data used by both the physical and computational mode1.



## MEASURED AND CALCULATED LINE VOLTAGES



- Compensator details a

LC=I. 2000 POSLIM=400 NEQ.IME-400 ICON=2245 ICOFFs 2248

Fig. 7.7 : Comparison of MVRY and CVRY over 4 cycles



Fig. 7.8 : Comparison of MVRY and CVRY over compressed 90 cycles

The FORTRAN subroutine DEMOD called from the main SYSMOD6 program effected numerical demodulation of any waveform with a dominant fundamental frequency. The listing of DEMOD, together with all other subroutines called from SYSMOD6 is given in Appendix $J$.

Figure 7.9 presents the original and calculated line voltage as for Figure 7.6, except that a 50.06 Hz sinusoid with RMS value 33.41 kV has been subtracted from MVRY and CVRY to give the demodulated voltages DMVRY and DCVRY. The greater magnitude of distortions for MVRY is once again emphasised by this time-domain presentation. The time-compressed plots in Figure 7.10 begin to show how the lower frequency fluctuations are not dissimilar for DMVRY and DCVRY.

Finally the power spectral density plots for DMVRY and DCVRY in Figure 7.11 show that the numerical demodulation process has succeeded in renoving only the 50 Hz 'carrier' frequency. The remaining sidebands in the 1 to 100 Hz band are identical to those presented in Figure 7.5, except that they are presented in dBs relative to the 3 rd harmonic component rather than the 50 Hz fundamental.


Fig. 7.9 : Comparison of domodulated measured and


Fig. 7.10 : Comparison of DMVRY and DCVRY over compressed 90 cycles



Fig. 7.11 : Comparison of power spectra of DMVRY and DCVRY

### 7.4 COMPUTATIONAL MODELLING OF A TCR COMPENSATOR

Adding a compensating shunt inductance to the computational arc furnace model described above will modify the line currents drawn from the source.

An algorithm to calculate the required conduction angles for a TCR compensator is easily constructed on this totally digital model. Then, when inductive conduction in the compensator has been initiated, a first order differential equation must be solved using a step-by-step approach as part of the digital model's function.

Correct solution of the differential equation shows the expected compensator branch current waveforms, and modification of the line currents drawn from the system. An improvement factor may then be calculated for different combinations of TCR compensator ratings and control algorithm.

### 7.4.1 TCR Compensator Circuit Definitions

The compensator is shunt connected with the arc furnace load. The line voltages applied to the compensator are then $v_{7}, v_{8}$ and $v_{9}$ (the vector $V_{789}$ ). The currents drawn through the supply impedances will no longer be just $I_{\text {RYB }}$, since they will have been modified by the compensator line currents.

Figure 7.12 defines the computational model parameters when a shunt-connected compensator is included. The currents $i_{4}, i_{5}$ and $i_{6}$ are therefore defined, using vector notation, as:
$\begin{array}{ll} & I_{456}=I_{R Y B}+I_{L C R Y B} \\ \text { also } & I_{L C R Y B}=-[C] I_{L C 123}\end{array}$
the same algebraic equations apply to the derivatives of the currents above.


Fig. 7.12 : Definition of computational model voltages and currents when a shunt TCR compensator is Included

### 7.4.2 The Differential Equations of Compensator Currents

Simple circuit theory gives the relationship between the parameters defined in Figure 7.12:

$$
\begin{aligned}
v_{7}=v_{4}- & {\left[R_{\text {sum }}\left(i_{R}-i_{Y}+i_{L C R}-i_{L C Y}\right)\right.} \\
& +L_{\text {sum }}\left(\frac{d i_{R}}{d t}-\frac{d i_{Y}}{d t}+\frac{d i_{\perp} C R}{d t}-\frac{\left.\left.d i_{\perp C Y}\right)\right]}{d t}\right] \\
v_{8}=v_{5}- & {\left[R_{\text {sum }}\left(i_{Y}-i_{B}+i_{L C Y}-i_{L C B}\right)\right.} \\
& \left.+L_{\text {sum }}\left(\frac{d i_{Y}}{d t}-\frac{d i_{B}}{d t}+\frac{d i_{\perp} C Y}{d t}-\frac{d i_{\perp} C B}{d t}\right)\right] \\
v_{9}=v_{6}- & {\left[R_{\text {sum }}\left(i_{B}-i_{R}+i_{L C B}-i_{L C R}\right)\right.} \\
& \left.+L_{\text {sum }}\left(\frac{d i_{B}}{d t}-\frac{d i_{R}}{d t}+\frac{d i_{\perp} C B}{d t}-\frac{d i_{\perp} C R}{d t}\right)\right]
\end{aligned}
$$

.Equation 7A
......Equation 7B
.Equation 7C

But

$$
V_{789}=L_{C} \frac{d I_{L C 123}}{d t} \text { and } I_{L C R Y B}=-[C] I_{L C 123}
$$

Therefore

Equation 70

$$
\begin{aligned}
\frac{d i_{\perp C 2}}{d t}= & \frac{1}{L_{C}}\left\{V_{5}-R_{\text {sum }}\left[i y-i_{B}+\left(-i_{L C 1}+2 i_{L C 2}-i i_{L C 3}\right)\right]\right. \\
& \left.-L_{\text {sum }}\left[\frac{d i_{Y}}{d t}-\frac{d i_{B}}{d t}\right]\right\} \\
- & \frac{L_{\text {sum }}}{L_{C}}\left[-\frac{d i_{\perp} C 2}{d t}+\frac{2 d i_{1} C 2}{d t}-\frac{d i_{\perp} C 3}{d t}\right]
\end{aligned}
$$

$$
\begin{aligned}
& \frac{d i_{L}}{d t} C 1=\frac{1}{L_{C}}\left\{V_{4}-R_{\text {Sum }}\left[i_{R}-i_{Y}+\left(2 i_{L C 1}-i_{L C 2}-i_{L C 3}\right)\right]\right. \\
& \left.-L_{s u m}\left[\frac{d i_{R}}{d t}-\frac{d i y}{d t}\right]\right\} \\
& -\frac{L_{\text {sum }}}{L_{C}}\left[2 \frac{d i_{\perp} C 1}{d t}-\frac{d i_{\perp} C 2}{d t}-\frac{d i_{\perp}}{d t} C 3\right]
\end{aligned}
$$

and

$$
\begin{aligned}
\frac{d i_{\perp} C 3}{d t}= & \frac{1}{L_{C}}\left\{\begin{array}{rl}
V_{6} & -R_{\text {sum }}\left[i_{B}-i_{R}+\left(-i_{L C 1}-i_{L C 2}+2 i_{L C 3}\right)\right] \\
& \left.-L_{\text {sum }}\left[\frac{d i_{B}}{d t}-\frac{d i_{R}}{d t}\right]\right\} \\
- & L_{C} \text { sum }\left[-\frac{d i_{\perp} C 1}{d t}-\frac{d i_{\perp} C 2}{d t}+\frac{2 d i_{\perp} C 3}{d t}\right]
\end{array} .\right.
\end{aligned}
$$

The equations above have the following solutions for $\frac{d i}{d t} C 1, \frac{d i_{L}}{d t} C 2$ and $\frac{d i_{\perp}}{d t} C 3$ :

$$
\begin{aligned}
& \frac{d i_{L} C 1}{d t}=\frac{1}{L_{C}+3 L_{\text {sum }}}\left\{V_{4}-R_{\text {Sum }}\left[i_{R-}-i_{Y}+\left(2 i_{L C 1}-i_{L C 2}-i_{L C 3}\right)\right]\right. \\
& \left.-L_{\text {sum }}\left[\frac{d i_{R}}{d t}-\frac{d i r}{d t}\right]\right\}
\end{aligned}
$$

Equation 7G

$$
\begin{aligned}
& \frac{d i_{1} C 2}{d t}=\frac{1}{L_{C}+3 L_{\text {sum }}}\left\{\begin{aligned}
V_{5} & -R_{\text {sum }}
\end{aligned}\right]\left[i_{Y-i_{B}+\left(-i_{L C 1}+2 i_{L C 2}-i_{L C 3}\right)}\right] \\
&\left.-L_{\text {sum }}\left[\frac{d i_{Y}}{d t}-\frac{d i_{B}}{d t}\right]\right\}
\end{aligned}
$$

.Equation 7H

$$
\begin{aligned}
& \frac{d i_{\mathrm{L}}}{d t} \frac{1}{L_{C}+3 L_{\text {sum }}}\left\{\begin{array} { r l } 
{ v _ { 6 } } & { - R _ { \text { sum } } }
\end{array} \left[i_{\left.B-i_{R}+\left(-i_{L C 1}-i_{L C 2^{+2}} i_{L C 3}\right)\right]}\right.\right. \\
&\left.-L_{\text {sum }}\left[\frac{d i_{B}}{d t}-\frac{d i_{R}}{d t}\right]\right\}
\end{aligned}
$$

.Equation 71

Provided that

$$
\begin{aligned}
v_{4}+V_{5}+v_{6} & =0, \\
i_{R}+i_{Y}+i_{B} & =0 \\
\text { and } \frac{d i_{R}}{d t}+\frac{d i_{Y}}{d t}+\frac{d i_{B}}{d t} & =0
\end{aligned}
$$

Equations 7G, 7H and 7I above apply only to the circuit shown in Figure 7.12. In the arc furnace model described in Part 7.1 and 7.2, this circuit only included voltages, currents and impedances from the secondary terminals of the super grid transfommer (SGT).

Voltage and current transformations (Part 7.2) were necessary to include the transfomer short circuit impedance and the system impedance in the model, since they were positioned in the transformer primary circuit.

To incorporate primary circuit impedances into the differential equations $7 \mathrm{G}, 7 \mathrm{H}$ and 7 I above would bring many more terms into the equations, requiring proportionally greater computing effort. To avoid this, the SGT short circuit impedance was transferred to its secondary circuit.

The secondary circuit parameters were then lumped as

$$
R_{\text {sum }}=R_{S C}+R_{\text {LINE }}
$$

and

$$
L_{\text {sum }}=L_{S C}+L_{\text {LINE }}
$$

Treating $v_{4}, v_{5}$ and $v_{6}$ as the infinite busbar then ignored $L_{\text {SYS }}$ and eliminated the need to perform the voltage and current transformations.

This simplified computational model of the arc furnace and supply system produced distorted '33kV equivalent' voltage waveforms and power spectra that were almost indistinguishable from those produced by the complete model described in Part 7.1 and 7.2.

### 7.4.3 Step-by-Step Solution of Compensator Differential Equations

In equations $7 G, 7 H$ and $7 I$ above, $i_{R}, i_{Y}, i_{B}, \frac{d i_{R}}{d t}, \frac{d i_{Y}}{d t}$ and $\frac{d i_{B}}{d t}$ are known variables - as they form the input to the arc furnace model described in Parts 7.1 and 7.2. $R_{\text {sum }}$ and $L_{\text {sum }}$ are the resistance and inductance shown in Figure 7.4. For each computational step both $I_{\text {LC123 }}$ and $\frac{\mathrm{dI}_{\mathrm{L}}}{\mathrm{dt}}$ C123 must be found before $\mathrm{V}_{789}$ may be obtained from equations $7 \mathrm{~A}, 7 \mathrm{~B}$ and 7 C .

For the first step at which current flows in a compensator branch,

$$
i_{L C}(n)=0 \text { and } \frac{d i_{L}}{d t}(n)=\frac{v_{L}}{L_{C}}
$$

For the next step-by-step calculation,
$i_{L C}(n+1)$ and $\frac{d i_{L C}}{d t}(n+1)$ can only be calculated from $i_{L C}(n)$ and $\frac{d i}{d t}(n)$. dt

Equations 7G, 7H and 71 are first-order differential equations in the explicit form such that

$$
y^{\prime}=f(x, y)
$$

Step-by-step numerical solution of such an equation evaluates $y$ at

$$
\begin{aligned}
& t=t_{0} \\
& t=t_{1}=t_{0}+\Delta t \\
& t=t_{2}=t_{1}+\Delta t
\end{aligned}
$$

' $\Delta t$ ' is the step size, and here is fixed on the data sampling interval of 800 microseconds.

The Euler-Cauchy method ${ }^{[120]}$ crudely calculates

$$
y(n+1)=y+\Delta t y^{\prime}
$$

This first order method results in truncational errors of the order $h^{2}$ per step. An improved Euler-Cauchy method reduces these errors to order $h^{3}$, and the important Runge-Kutta method gives truncation errors of order $h^{5}$ per step ${ }^{[120]}$.

Four auxiliary values, $A, B, C$ and $D$, are calculated for each step of the numerical process, and they combine to give

$$
y(n+1)=y(n)+\frac{1}{6}[A(n)+2 B(n)+2 C(n)+D(n)]
$$

The values for $A(n), B(n), C(n)$ and $D(n)$ are described generally in the literature ${ }^{[120]}$ and are shown for this particular application in the FORTRAN program listing in Appendix $J$.

Where variables at $t(n)$ are required, the known values of $i_{R}, i_{Y}$, $i_{B}, \frac{d i_{R}}{d t}, \frac{d i}{d t} Y$ and $\frac{d i_{B}}{d t}$ are used. Similarly, values for $t(n+1)$
will use the next set of values from the input data. However, the half-step values at $t(n+\Delta t / 2)$ are always unknown, and these are calculated at each stage by simple linear interpolation between $t(n)$ and $t(n+1)$.

### 7.4.4 Compensator Control

A separate input file to the SYSMOD6 program contained details of the required compensator parameters. These controlled the compensator rating and conduction angle.

Control of conduction in the compensator branch inductances followed an integration procedure. The line voltage zero-crossing points were used to initiate integrations and conduction in the relevant compensator branch was allowed when a pre-set limit was reached. The equations given in Section 7.4.2 were then used to calculate the compensator currents until 'commutation' at current-zero.

The integration procedure used to calculate 'firing angle' in the computer model was first set up as a simple integration of line voltage. Ideally this control method would have been extended to model the system used for the laboratory analogue model, but further work is required to achieve this.

The file 'SYSCOMP OPTION' contained the following parameters defining the TCR compensator.
$L_{C}$ - The compensator branch inductance (Henries)
POSLIM - The positive integration limit (Volt seconds)
NEGLIM - The negative integration limit (Volt seconds)

The compensator branch inductance was set to give a three-phase compensator rating corresponding to the $C / F$ value of 1.13 as used in Chapters IV, V and VI of this thesis. For the 56MVA numerically modelled furnace, this demanded a compensator rating of 63.4MVA, with the compensator branch inductance, $L_{c \Delta}$, equal to 0.164 Henries.

The integration limits were set to approximate to those obtained from simple integration theory, such that for

$$
\begin{aligned}
& \partial_{1} \simeq 100^{\circ} ; \text { POSLIM }=\text { NEGLIM }=174 \mathrm{kV} \text { secs } \\
& \partial_{2} \simeq 135^{\circ} ; \text { POSLIM }=\text { NEGLIM }=253 \mathrm{kV} \sec \mathrm{~s} \\
& \partial_{3} \simeq 170^{\circ} ; \text { POSLIM }=\text { NEGLIM }=294 \mathrm{kV} \text { secs }
\end{aligned}
$$

### 7.4.5 Results from the Computer Model Compensator

## (i) Compensator Currents

The calculation of conduction angles was first tested over only four cycles of input data to avoid the use of excessive computational effort. The values ICON and ICOFF set the step value ' $N$ ' at which the compensator is judged to be on and off respectively.

Figure 7.13(a) shows the three-phase compensator branch currents calculated for an integration limit of 200 units. This value initiates 'conduction' at a point corresponding to $a \simeq 100^{\circ}$.
Also shown in Figure 7.13(a) is the compensator branch voltage waveform from ICON onwards.

Figure 7.13(b) shows how the delta-connected compensator branch currents combine on three-phase line currents, and compares them with the fixed arc furnace line currents.

The effect of varying the integration linit is shown in Figures 7.14 and 7.15, where conduction angles decrease for limits of 250 and $\$ 85$ respectively. The compensator current peaks are always plotted to fill the scale avallable, and the scales show that current peaks decrease with decreasing conduction angle as expected.
(ii) Compensator Voltages

Study of the calculated compensator branch voltages presented in Figures $7.13(c), 7.14(a)$ and $7.15(a)$ shows that the characteristic form of voltage depression is apparently missing from the line voltage waveforms.

## COMPENSATOR BRANCH VOLTAGES AND CURRENTS



- compeasator details -

Fig. 7.13(a) : Computed 6-pulse TCR branch voltages and currents with LMMIT $=200$

FURNACE \& COMPENSATOR LINE CURRENTS


- corpensator details

Fig. 7.13(b) : Computed line currents for arc furnace and TCR with LIMIT $=200$


## COMPENSATOR BRANCH VOLTAGES AND CURRENTS



- compensatido details

Fig. 7.14(a) : Computed 6-pulse TCR branch voltages and currents with LIMIT $=250$

FURNACE \& COMPENSATOR LINE CURRENTS


- conpensator detalls .o

Fig. 7.14(b) : Computed line currents for arc furnace and TCR with LIMIT $=250$


Fig. 7.15(a) : Computed 6-pulse TCR branch voltages and currents with LIMIT $=2$ eS

FURNACE \& COMPENSATOR LINE CURRENTS


Fig. 7.15(b) : Computed line currents for arc furnace and TCR with LIMIT $=285$

Since this is the means by which the compensator would achieve voltage flicker reduction, further investigation was carried out into the effect of the compensator's calculated 'shunt compensation'.

Figure 7.16(a) gives the first 4 cycles of three-phase line voltages calculated by the 'uncompensated' computational arc furnace model together with the 'demodulated' flicker voltage. Figure $7.16(\mathrm{D})$ then shows, for comparison, the equivalent three-phase line voltages calculated for the 'compensated' computational arc furnace model.

The demodulated 'compensated' line voltage waveforms show a greater 50 Hz component than the corresponding 'uncompensated' waveform, and this is due to the slight voltage depression due to compensator branch conduction.

The two demodulated three-phase waveforms are compared on a larger scale in Figure 7.17 where the 50 Hz component is more visible.

The power spectrum of the compensated line voltage time series data was obtained for comparison with the uncompensated form, but the results were disappointing and showed hardly any improvement in the $0-100 \mathrm{~Hz}$ frequency band.

Possible reasoning for this is given in the discussion in Section 8.1.4, and further work is suggested in Part 8.3.

CalCuLated line voltages without TCR


Fig. 7.16(a) : Computed uncompensated arc furnace line voltages


Fig. 7.16(b) : Computed compensated arc furnace line voltages

*- COMPENSATOR DETAILS **
LC. 0.1600 POSLIM 200 NEGLIM $-200 \quad$ ICON $=10$ ICOFF $=80$

Fig. 7.17 : Computed compensated and uncompensated demodulated arc furnace line voltages

## CHAPTER EIGHT

## DISCUSSION, CONCLUSIONS AND FURTHER WORK

### 8.1 DISCUSSION

8.1.1 The Laboratory Arc Furnace Model
(i) Current Waveform Reproduction (ii) Voltage Waveform Reproduction
8.1.2 The Laboratory TCR Compensator Models
(i) The Six-Pulse TCR Compensator
(ii) The Twelve-Pulse TCR Compensator
8.1.3 Data Analysis
8.1.4 Mathematical Modelling

### 8.2 CONCLUSIONS

8.3 FURTHER WORK

### 8.1 DISCUSSION

The summary of this thesis describes briefly the areas of work covered, and it is felt that the work was successful in the following areas:
(a) The establishment of laboratory and numerical models of an arc furnace and supply system that gave repeatable results for use with different compensation studies.
(b) The presentation of a detailed description and results from the use of a six-pulse TCR compensator. Its success was demonstrated with a vary simple but fast control method.

This discussion will now present aspects of the research work that have not been covered in the preceding chapters, and will attempt to assess the suitability of tachniques used in the work to obtain the results.

### 8.1.1 The Laboratory Arc Furnace Model

(i) Current Waveform Reproduction

Using the AIM-65 microcomputer system imposed a number of restrictions upon small-signal current waveforms generated to drive the power amplifiers. It was apparent at an early stage that the storage capacity of a machine with only 28 kbytes of available addressable RAM would restrict the cycling period of the data to be output in its analogue form. The dynamic expansion RAM was continually refreshed, and would not operate reliably at the higher clock rate of 6 MHz used instead of the 4 MHz standard.

Data transfer to the model from the mainframe computer was laborious, using punch tape output from old equipment. Errors in reading to the AIM-65 microcomputer were frequent, and early plans to have a selection of data spans available for reproduction were dropped in favour of one set span stored in EPROM.

The data output frequency of 5 kHz was more than sufficient for a study of flicker voltages, but the 8-bit resolution could not make full use of the accuracy of the 15-bit recording equipment used by the CEGB. The data cycling period of eighty-nine 50 Hz cycles allowed only a reproduction of frequency components above 1.8 Hz . Frequencies below this value have a low weighting on the flicker sensitivity curve, but ideally should they not be neglected.

The Y -connected commercial power amplifiers driven by the small analogue signals were a success. The voltage feedback method of driving their inputs gave reliable fine control, and established a useful technique for current reproduction at frequencies other than 50 Hz .

After the arc furnace model had been constructed, it was clear that the power amplifiers were only being used at less than one third of their full current rating. This was because of the original safety margin used in deciding the base operating levels of the model. The real operating current levels were then less than the base level and the safety margin excessive. Increasing the gain of the control feedback loop caused the model to draw currents of identical form, and greater than twice the normal magnitude, without ill-effect. The base values for the model were by then fixed by the modelling impedances; the compensator ratings were established, and increasing the VA rating of the model would have lost much tine.

Establishment of the current waveform reproduction data in EPROM and the provision of separate AC supplies for laboratory technical equipment meant that the arc furnace model becane reliable and simple to use.

## (ii) Voltage Waveform Reproduction

The early stages of the physical model design worked towards a small scale reproduction of the Templeborough system as a whole. Only at a later stage was it decided that the very small voltage fluctuations occurring on the 'system' side of the $Y-\Delta$ transformer would not be included as part of a reactive compensation study. With the bulk of the model supply impedance appearing in the 'line inductances', it is now apparent that the $\gamma-\Delta$ transformer could be removed from the model. Such a step, however, would detract from the generality of the system modelling approach and would preclude any measurement of primary parameter at a later date.

The $X / R$ value obtained in the model was approximately 11 , compared with 40 for the real system. This disparity could have been reduced by using physically larger components, but for a laboratory model it was felt that 91p.c. reactance compared reasonably with the 98p.c. reactance of the real system. Resistive losses or dampening effects did not give difficulties in any part of the arc furnace modelling.

It was noticeable that the distorted line voltages in the time domain did not show the same sudden instantaneous departures from the sinusoidal as those recorded at 33 kV . This lack of agreement was at first disappointing, but subsequent comparison of power spectra in the relevant frequency bands showed that the power frequency distribution was very similar. This firstly showed that sudden voltage changes do not contribute significantly to low frequency power, and secondly suggested that the sudden voltage changes may not have been attributable to the measured arc furnace load but rather to loads elsewhere on the supply system.

The flicker level at the point of application of shunt reactive compensation was considerably higher than that defined as 'just perceptible' by the UIE. This was judged to be useful for comparative studies of compensator performance. Varying the feedback gain to the power amplifier inputs could greatly change the percentage voltage distortion obtained, and it would be simple to undertake an investigation of compensator performance for very different flicker levels.

### 8.1.2 The Laboratory TCR Model

(i) The Six-Pulse TCR Compensator

The rating of the first laboratory TCR compensator was intended to give effective compensation of the flicker voltages found in the normal operating range of the arc furnace model. The results obtained with this compensator were disappointing, and the rating was duly increased to allow for the full change in demand between furnace open- and short-circuit.

Some thought must be given to why the design calculations for the original TCR compensator had to be modified. The answer may lie in the method used for control of thyristor firing angles: The efficacy of the control method will depend on the level of success in each of the following:
(a) Sensitivity
(b) Accuracy
(c) Speed of response

The sensitivity of the system was determined by adjustiment of the magnitude of the 'reference' sinusoid used in all half-cycle integrations. This was carefully set to be as close as possible to the sampled distorted sinewave, whilst being less than the sampled values at all times. If the reference
sinusoid is made too large in an attempt to gain greater sensitivity, then it can be shown that the control algorithm begins to give an effect opposite to that desired and the sensitivity is duly impaired. Attempts for maximum sensitivity may have brought the sampled values of the depressed line voltage waveform below those values stored as the reference sinusoid, although calculations show that this condition should not occur.

The accuracy of the equipment is determined by a number of elements of the system, both in hardware and software. Most important is the accuracy to which the line voltage is sampled, and this is $a$ function of both the ADC bit number and the sampling rate. The sampling rate was software-timed, and therefore subject to 'float' due to device temperature effects. The decision to use 8-bit ADCs was based on a brief study of noise levels together with the limited avallability of suitable 10 - and 12-bit devices. The 8-bit device was shown to give reasonable results on the model arc furnace supply system with relatively high flicker levels. Nevertheless, it must be noted that the resolution of an 8-bit sampling systen is 0.4 percent of full scale, which is greater than the 'just perceptible' limit of 0.2 percent peak-to-peak that is widely recognised. This compensator system was thus applied, with limited accuracy, to a supply system with flicker levels high enough to be detected and compensated. The lower levels of voltage fluctuation, still sufficient to cause annoyance, could not be detected by an 8-bit sampling system and therefore remained uncompensated.

The speed of response of the system may be estimated by considering the times between start of sampling and subsequent initiation of the thyristor firing pulse. This time will always be within one half-cycle, and it may be after one quarter-cycle. This suggests a speed of response between 5 and 10 milliseconds. No studies were conducted to attempt to measure the speed of response of the control system used, although such an investigation would have been relatively easily conducted with the equipment available.

An advantage of the laboratory system used was that the same compensator control system could be applied to a TCR compensator with different rating, with only minimal changes to the system software. A second six-pulse TCR compensator, of higher rating than the first, was successfully used for the same equipments, and proved considerably more successful. The flicker improvement factor of 0.4 and the cross-over frequency of 25 Hz compare very favourably with the published results of work elsewhere.

It is accepted, however, that this model shunt reactive compensator is not a full model of any particular system in service, or likely to be in service, on a full scale supply system. No attempt was made to filter harmonic frequencies, and the flicker levels compensated were of a high level. It is hoped that the work on the six-pulse TCR compensator scheme will encourage the presentation of comparable results from work elsewhere, in order to promote the objective assessment of this subject in greater depth.
(ii) The Twelve-Pulse TCR Compensator

The twelve-pulse TCR compensator scheme was developed in order to obtain a compensator with a faster speed of response for given rating, sensitivity and accuracy. The system functioned adequately, but failed to achieve results to improve on the six-pulse scheme.

The control algorithm used was a simple extension of that used successfully for the six-pulse compensator, and it is possible that a superior scheme could have been developed, given nore time. A particular improvement may have been to increase the rating of the 'first stage' TCR unit to give fast, coarse control of voltage, to be followed by the conduction of a smaller rating 'second stage' for finer control.

Higher pulse numbers could be accommodated by the control scheme if necessary, and this is an obvious development of this aspect of the work. An eighteen-pulse TCR compensator design could give even earlier 'coarse' control, with finer control spaced over two following stages per half-cycle.

Such control schemes, of greater complexity, may benefit from the type of 'supervisory' control suggested in Chapter IV of this thesis. The response of the individual phase TCR controllers could be tuned by a master controller acting from a longer response time constant or from prior information on the furnace melt cycle.

Such a scheme could be applied to this laboratory model by enabling a 'master controller' to select the control variables to be used by each of the three-phase controllers. In this way the phase controllers would be dedicated to a fast response, whilst the master controller calculated the necessary values of reference sinusoid, sampling time and LIMIT.

### 8.1.3 Data Analysis

The bulk storage of the recorded Templeborough arc furnace voltages and currents on a mainframe computer gave fast and simple access, and enabled many different studies of sections of data to be made using modern graphical output programs.

Logging of results from the laboratory models, and subsequent transfer of this data to the mainframe computer, provided a very large storage facility for blocks of data obtained froin different experimental conditions.

It must be noted that the work towards providing such data transfer facilities was, although apparently straightforward, very tine consuming; transfer of data from one format through three other formats was not unusual. The ability to transfer experimental results from the laboratory to mainframe computer files was not achieved until the very final stage of the research project, and in fact little use was made of this facility.

The bulk of the laboratory modelling results were then obtained from benchtop equipment such as the spectrum analyser, two-channel storage oscilloscope and flat bed plotter. Careful measurement techniques allowed these to be used to good effect, and they saved many hours of programming effort which would have been required to obtain the same results via the mainframe computer.

Where the modelling was itself carried out on the computer, standard spectral analysis and graphical output routines were written and tailored to suit exactly the needs and interests of this research project.

One analysis method which was not achieved, even though the facilities were available, was the mainframe computer modelling of the UIE digital flickermeter. Applying such a facility to the results from arc furnace and TCR compensator models would have completed the link between simple observation and comparison of power spectra on the one hand, and the knowledge of a 'flicker severity factor' on the other.

### 8.1.4 Mathematical Modelling

It was an early aim of the research project to develop a numerical model of the arc furnace installation, in parallel with modelling work undertaken in the laboratory. This would have allowed investigative work to be done computationally in advance of capital expenditure on different arrangements of equipment.

The computational arc furnace model has been shown to successfully reproduce the flicker frequency disturbances found in the real system, although there is still some disparity between the observed time domain line voltages produced. Sudden severe voltage fluctuations are absent from the modelled line voltage, and it was suggested that such fluctuations may not be an effect of the arc furnace load currents measured by the CEGB, but rather are caused by other loads on the 275 KV system.

This explanation rapidly solves the problem, but the disturbance levels observed would then indicate that the 275 kV 'Sheffield ring' supply had large transient voltage changes regularly impressed upon it for the duration of the measurement period.

The numerical model was eventually developed at a stage after results had been obtained from the laboratory model, and there was in fact little parallel development carried out. The two areas of study progressed separately, and far more work is still required on the mathematical modelling of the TCR compensator. The program ilstings show that considerably more computational effort was involved for the compensator modelling than was required for the arc furnace model, and the control algorithm used was not subjected to sufficient investigation once the TCR compensator equations were established. The control algorithm described in Chapter VII was even simpler tian that used in the laboratory, and it is possible that further development to integral of voltage difference or 'voltage difference squared' may yet produce results to assist in the understanding of TCR compensator control schemes.

### 8.2 CONCLUSIONS

The work carried out shows that recordings of arc furnace current waveforms may be used to reproduce successfully the voltage fluctuations appearing on the real supply system. The numerical model allows this to be undertaken in an environment where supply system parameters may be rapidly changed to suit different investigative approaches.

The laboratory model provided a facility for obtaining voltage fluctuations with frequency components accurately representing those found on the real arc furnace supply network, and the magnitude of these fluctuations relative to the 50 Hz 'carrier' amplitude was easily changed.

The disturbances produced by the models formed an excellent reference for studies aiming for their reduction by shunt compensation techniques, and the reproduction of low frequency disturbances in particular allowed shunt compensation for voltage flicker reduction to be carried out in the laboratory.

The compensation studies employed a thyristor controlled reactor configuration commonly used in the industry, and it was shown how a simple, low-cost microcomputer system could be used to achieve effective reduction in the frequency components of the voltage fluctuations that cause tungsten filament lamp voltage flicker.

### 8.3 FURTHER WORK

The models now established form an excellent facility for the research and testing of other types of TCR compensator control algorithm. A common assessment method, and presentation of the results obtained from each scheme, would contribute much to the industry's understanding of the benefits of different TCR control strategies.

The twelve-pulse TCR compensator design requires further development of its control algorithm to achieve results comparable with those already presented for the six-pulse scheme, and it is possible that the computer modelling methods described may be extended towards the study of a twelve-pulse scheme. The two stage conduction patterns of the twelve-pulse arrangement allow a wide range of control strategies to be investigated, which will be new to the field of research in this subject.

Improvement of the laboratory model may be obtained by increasing its VA rating to allow greater levels of current to be drawn by the thyristor controlled reactances.

The presentation of the results of TCR compensator schemes would be considerably strengthened by the application of an internationally recognised digital flickermeter, such as that now recommended by the UIE.

## REFERENCES

[1] Subcommittee Report, 1957 'Survey of Arc Furnace Installations on Power Systems and Resulting Lamp Flicker'
AIEE Trans., Applications and Industry, Vol 76, Pt II, pp 170-183, 1957.
[2] Langman R D and Walker R W:
'Factors Influencing the Control and Supply of Power to Three-Phase Electric Arc Furnaces'
IEE Conference Publication No 8, Abnormal Loads on Power Systems, February 1963.
[3] Thomas R J:
'The Characteristics of Voltage Fluctuations Caused by Arc Furnaces' IEE Conference Publication No 8, Abnormal Loads on Power Systems, 1964.
[4] Thomas R J and Kendall P G:
'Effect of Small Voltage Fluctuations on the Light Output of Lamps' IEE Conference Report No 8, 1964, pp 122-124.
[5] Thomas R J and Kendall P G:
'Perception and Toleration of Some Kinds of Regular Lamp Flicker' IEE Conference Report No 8, pp 125-131.
[6] The Electricity Council:
'Supply to Arc Furnaces'
Engineering Recommendation p 7/2, July 1970.
[7] The Electricity Council:
'Report on Supply to Arc Furnaces'
ACE Report No 26, 1970.
[8] Dixon G F L and Kendall P G:
'Supply to Arc Furnaces: Measurement and Prediction of Supply Voltage Variation'
Proceedings of the IEE, 1972, Vol. 119, pp 456-465.
[9] Kendall P G:
'Light Flicker in Relation to Power System Voltage Fluctuation' Proceedings of the IEE, 1966, Vol 113 pp 471-479.
[10] Coates R and Brewer G L:
'The Measurement and Analysis of Waveform Distortion Caused by a Large Multi-Furnace Arc Furnace Installation'
IEE Conference Publication No 110, Sources and Effects of Power System Disturbances, April 1974.
[11] Kauferle J and Jahn H H:
'Measuring and Evaluating Current Fluctuations of Arc Furnaces' IEE Conference Publication No 110, Sources and Effects of Power System Disturbances; April 1974.
[12] Kirkby H J A and Langman R D:
'Measuring Voltage Fluctuations Caused by Electric Arc Furnaces'
IEE Conference Publication No 110, Sources and Effects of Power System Disturbances, April 1974.
[13] Granstrom S:
'Computer Studies of Voltage Fluctuations Caused by Arc Furnaces'
UIE 9th International Congress, Cannes, October 1981.
[14] Jervis W B:
'An Assessment of Power System Voltage Disturbances in Terms of Lamp Flicker Perception'
IEE Conference Publication No 210, 1982, pp 71-76.
[15] Franklin P J:
'The assessment of Flicker from Groups of Supergrid Connected Arc Furnaces'
IEE Conference Publication No 210, 1982, pp 1-5.
[16] Ashmole P H and Cornfield G:
'Design and Use of a Digital Meter for Monitoring System Voltage Flicker and Harmonics'
IEE Conference Publication No 210, 1982; pp 160-165.
[17] Hamoaki Y:
'Present State and Future of the Methods for Estimating Lamp Flicker caused by Arc Furnaces'
UIE 9th International Congress, Cannes, October 1980.
[18] Aoki M:
'Standard Method for Measurement of Voltage Fluctuations'
UIE 9th International Congress, Cannes, October 1980.
[19] UIE Disturbances Study Committee:
'Arc Furnace Disturbances - State of the Art'
[20] Ashmote P H:
'The 'UIE' Digital Flicker Meter'
The Electricity Council, Distribution Developments, September 1982.
[21] Kelela $J$ and Firestone $L$ :
'Under-Excited Operation of Generators'
IEEE Transactions, Vol PAS-83, pp 811-817, 1964.
[22] Chang N E:
'Locating Shunt Capacitors on Primary Feeders for Voltage Control and Loss Reduction'
IEEE Transactions, Vol PAS-88, pp 1574-1577.
[23] Iliceto $F$ and Cinieri $E$ :
'Comparative Analysis of Series and Shunt Compensation Schemes for AC Transmission Systems'
IEEE Transactions, Vol PAS-96, pp 1819-1830.
[24] 01 iver J A, Ware B J and Carruth R C:
'345MVA Fully Water Cooled Synchronous Condenser: Application Considerations'
IEEE Transactions; Vol PAS-90, pp 2758-2764, 1971.
[25] Dixon G F L, Friedlander E, Seddon F and Young D J:
'Static Shunt Compensation for Voltage-Flicker Suppression'
IEE Conference Publication No 8, Abnormal Loads on Power Systems, pp 45-61, 1964.
[26] Friedlander E:
'Voltage-Flicker Compensation with AC Saturated Reactors'
GEC Journal of Science and Technology, Vol 29 No 2, pp 107-114, 1962.
[27] Friedlander E, Telehum A and Young D J:
'Arc Furnace Flicker Compensation in Ethiopia'
GEC Journal of Science and Technology, Vol 32 No 1, pp 2-10, 1965.
[28] Clegg E, Heath A J and Young D J:
'The Static Compensator for the BSC Anchor Project'
IEE Conference Publication 110, Sources and Effects of Power System Disturbances, 1974.
[29] Kennedy M W, Loughran J and Young D J:
'Application of a Static Suppressor to Reduce Voltage Fluctuations Caused by a Multiple Arc Furnace Installation'
IEE Conference Publication 110, Sources and Effects of Power System Disturbances, pp 130-134, 1974.
[30] Berry D H, Clarke C D, Goldsmith D S and Young D J:
'Saturated Reactor Compensator Achieves Major Reduction of Flicker Caused by Arc Furnace Installation'
Paper presented to CEA Spring Meeting, Toronto, 22-24 March 1976.
[31] The Electricity Council:
'Compensators for Arc Furnaces'
ACE Report No 58 (1977).
[32] Ashmole P H, Murray B E, Young D J:
'An Assessment of Compensation Equipment for Arc Furnace Supplies'
UIE 9th International Congress, Cannes, October 1981.
[33] IEE Proceedings Part C; Special Section:
'Static Compensation for AC Power Systems'
IEE Proceedings, Vol 128, Part C, No 6 pp 362-406, November 1981.
[34] Byerly R T, Poznaniak D T and Taylor E R:
'Static Reactive Compensation for Power Transmission Systems'
IEEE Transactions, Vol PAS-101, No 10, pp 3997-4005, October 1982.
[35] Gavriolic A, Heath A J and Williams W P:
'Reduction of Flicker by Alternative Types of Static Compensator' IEE Conference Publication CIRED '81, pp 86-90, 1981.
[36] IEEE Substations Committee, Working Group 79.2:
'Bibliography of Static VAR Compensators'
IEEE Paper 83WM 105-4 presented at the IEEE PES Winter Meeting, January 1983.
[37] Gyugi $L$ and Otto R A:
'Static Shunt Compensation for Voltage Flicker Reduction and Power Factor Correction'
Proceedings of the American Power Conference, 1976, pp 1271-1286.
[38] Gyugi L, Otto R A and Putman T H:
'Principles and Applications of Static, Thyristor-Controlled Shunt Compensators'
IEEE Transactions; Vol PAS-97, No 5 September/October 1973 pp 1935-1945
[39] Brehler R and Kleinsorge N:
'Static Compensators - VAR Control Using Thyristors'
Siemens 30th Annual Power Distribution Conference, University of Texas, October 1977.
[40] Ashmole P H:
'Fundamental Reactive Power Control Requirements'
IEE Technical Seminar on Control of Reactive Compensation for AC Power Systems, September 1980. pp 2/1-2/9.
[41] Cooper C B and Hussayani S A:
'Thyristor Switched Reactors for Distribution Systems'
IEE Technical Seminar on Control of Reactive Compensation for AC Power Systems, September 1980. pp 4/1-4/8.
[42] Young D J:
'Frequency Response of Arc Furnace Compensators'
Electrical Review, Vol 204, No 11, pp 41-43 1979.
[43] Seki A, Nishidai J and Murotani K:
'Suppression of Flicker due to Arc Furnaces by a Thyristor-controlled
VAR Compensator'
IEEE PES Summer Meeting, Los Angeles CA July 1978.
[44] Ritamaki $P$ and Saarelainess E:
'New Law-loss Static Compensator Improves Steel Production and Quality of Power System'
Electricity in Finland, Sahko 51 (1978) 5-6 pp 197-187.
[45] Hosono I, Yano M, Takeda $M$ and Yuya $S$ :
'Suppression and Measurement of Arc Furnace Flicker with a Large Static Var Compensator'
IEEE Transactions 1979; Vol PAS-98, No 6, pp 2276-2283.
[46] Bergeal J:
'Thyristors Controlled Static Compensators and Arc Furnaces'.
Paper presented to the 1979 CIRED Conference, Liege.
[47] Kumar $A$ and Koch $G$ :
'Microprocessor-Based Integrated Protection and Control of MV Substations - A Practical Approach to Substation Automation' IEE Conference Publication No 250, CIRED 1985, pp 122-131.
[48] Sucena Paiva J P, Pinto de Sa J L and Barruncho L:
'Distribution Substation Automated Controller'
IEE Conference Publication No 250, CIRED 1985, pp 292-296.
[49] Alegria, C M:
'Microcomputer Control of Power Converters'
IEEE Transactions, Vol PAS-65, pp 2011-2017, 1984.
[50] Thorp J S and Phadke A G:
'A Microprocessor-Based Three-Phase Transformer Differential Relay'
IEEE Transactions, Vol PAS-101 No 2, pp 426-432, 1982.
[51] Reeve J and Giesbrecht WJ:
'Microprocessor Control for HVDC Converters'
IEE Conference Publication No 205, International Conference on Thyristor and Variable Static Equipment for AC and DC Transmission, pp 186-189, 1981.
[52] Tso S K and Ho P T:
'Dedicated Microprocessor Scheme for Thyristor Phase Control of Multiphase Converters'
IEE Proceedings, Vol 128, Part B, No 2, pp 101-108, 1981.
[53] Dewan S B and Dunford W G:
'A Microprocessor-Based Controller for a Three-Phase Controlled Rectifier Bridge'
IEEE Transactions, Vol IA-19, No 1, pp 113-119, 1983.
[54] Tso S K and Leung C C:
'Microprocessor Control of Triac Cycloconverter'
IEE Proceedings, Vol 130, Part B, No 3, pp 193-200, 1983.
[55] Lowry L R and Gyugyi L:
'Field Testing of Light-Triggered Thyristors in an Electric Utility Application'
IEE Conference Publication 205, International Conference on Thyristor and Variable Static Equipment for $A C$ and $D C$ transmission, pp 92-95, 1981.
[56] Temple V A K:
'Thyristor Devices for Electric Power Systems'
IEEE Transactions, Vol PAS-101, No 7, pp 2286-2291, 1982.
[57] Imai K, Kobayashi S, Senda T:
'Behaviour of HVDC Thyristor Valve on the Critical Turn-Off Condition and Optimised Gate Firing System'
IEEE Transactions, Vol PAS-101 No 11, pp 4419-4427, 1982.
[58] Nilsson A, Eklund L and Hogberg K E:
'Design and Testing of an HVDC Thyristor Valve'
IEE Conference Publication 205, International Conference on Thyristor and Variable Static Equipment for $A C$ and $D C$ transmission, pp 154-157, 1981.
[59] Lips H P:
'Optimisation of High Power Thyristor Valves'
IEE Conference Publication 205, International Conference on Thyristor and Variable Static Equipment for AC and DC transmission, pp 164-166, 1981.
[60] Woodhouse M L, Ballad J P, Haddock J L and Rowe B A:
'The Control and Protection of Thyristors in the English Terminal Cross Channel Valves, Particularly During Forward Recovery'
IEE Conference Publication 205, International Conference on Thyristor and Variable Static Equipment for $A C$ and $D C$ transmission, pp 158-163, 1981.
[61] Cooper C B and Yacamini R:
'Choice of Analytical and Modelling Methods for Reactive Compensation Equipment'
IEE Proceedings; Vol 128, Part C; No 6 pp 402-406, 1981.
[62] Ritamaki P and McGranaghan M F:
'Static Compensator Control Systems and their Simulation on a TNA'
IEE Conference Publication 205, 'International Conference on Thyristor and Variable Static Equipment for AC and DC Transinission' pp 52-55, 1981.
[63] Borgonovo G, Baggini L, Santagostino G and Nicola G:
Studies Concerning the Possible Application of SVS's on the Future UHV Transmission System of ENEL'
Proceedings of the EPRI/Hydro-Quebec International Symposium on Controlled Reactive Compensation, Varennes, 1979.
[64] Engberg $K$ and Ivner S:
'Static VAR Systems for Voltage Control During Steady-State and Transient Conditions'
Proceedings of the EPRI/Hydro-Quebec International Symposium on Controlled Reactive Compensation, Varennes, 1979.
[65] Gavriolic M M, Sybille G; Do V Q and Lemay J Y:
'Controlled Reactive Compensation Modelling on the IREQ Power System Simulator'
Proceedings of the EPRI/Hydro-Quebec International Symposium on Controlled Reactive Compensation, Varennes, 1979.
[66] Turner D R; Watkinson P and Davis I C:

* 'Modelling of an Electric Arc Furnace'

IEE Conference Publication 210, 'Sources and Effects of Power System Disturbances, pp 237-242, 1982.
[67] Holmes J anis Wright A:
'A Laboratury High Speed Reactive Power Compensator'
IEE Conference Publication 210, 'Sources and Effects of Power System Disturbances; pp 237-242, 1982.
[68] Domme1 H W:
'Digital Computer Solution of Electromagnetic Transients in Single and Multiphase Networks'
IEEE Transactions, Vol PAS-88, No 4 pp 388-399, 1969.
[69] Domme1 H W:
'Non-linear and Time Varying Elements in Digital Simulation of Electromagnetic Transients'
Paper Presented at the PICA Conference, Boston, Mass, 1971.
[70] Domme1 H W and Sato N:
'Fast Transient Stability Solutions'
Paper Presented at the IEEE PES Winter Meeting, New York, 1972.
[71] Domme] H W and Scott Meyer W:
'Computation of Electromagnetic Transient'
IEEE Proceedings, Vol 62, No 7, pp 983-993, 1974.
[72] Budner A:
'Introduction of Frequency-Dependent Line Parameters into an Electromagnetic Transients Program'
IEEE Transactions, Vol PAS-89, No 1, pp 88-97, 1970.
[73] Marti J R:
'Accurate Modelling of Frequency-Dependent Transmission Lines in Electromagnetic Transient Simulations'
IEEE Transactions; Vol PAS-101, No 1, pp 147-155, 1982.
[74] Feero W E, Juves J A and Long R W:
'Circuit Breaker and Transformer Models for the Solution of Wavy Propagation in Distributed Parameter Systems'
Paper Presented at the IEEE Summer Power Meeting, July 1970.
[75] Lasseter R H and Lee S Y:
'Digital Simulation of Static VAR System Transients'
IEEE Transactions, Vol PAS-101, No 10 pp 4070-4177, 1982.
[76] Cornfield G:
'The Performance of Switched Reactor Arc Furnace Compensators'
IEE Conference Publication 210, 'Sources and Effects of Power System Disturbances', May 1982.
[77] Turner D R and Davis I C:
'The Computational Modelling of an Electric Arc Furnace' Paper presented at the 17 th Universities Power Engineering Conference (UPEC), 1982.
[78] Billings S A and Nicholson H :
'Modelling a Three-Phase Electric Arc Furnace: A Comparative Study of Control Strategies'
Applied Mathematical Modellings, Vol 1, pp 355-361, 1977.
[79] Dugan R C:
'Simulation of Arc Furnace Power Systems'
IEEE Transactions, Vol IA-16, No 6, pp 813-818, 1980.
[80] Columbo L B, Profumo $F$ and Valfre L:
'Digital Model to Evaluate the Flicker Level in an Industrial Plant: Application to Steelworks with Arc Furnaces'
IEE Conference Publication 250, CIRED 1985, pp 344-351, 1985.
[81] Hensman G O, Levy A and Mogridge L:
'DREAM - Digital recording and measuring equipment for power system data acquisition. Summary guide to equipment'
CEGB System Technical Branch Report PL-ST/11/80 June 1980.
[82] Hensman G 0:
'A digital recording and measurements system for power system studies' European Conference on Precise Electrical Measurements (EUROMEAS), IEE September 1977.
[83] Rockwell International Corporation:
'AIM-65 Microcomputer users guide' 1979.
[84] Rockwell International Corporation:
'R6511 Microcomputer System Hardware Manual' 1978.
[85] Rockwell International Corporation:
'R6511 Microcomputer System Programming Manual' 1979.
[86] The Computerist Incorporated:
Guide to "DRAM PLUS multi-purpose expansion board' 1980.
[87] 'Crown M-600 Power Amplifier Handbook'
Crown International Inc, USA.
[88] Macedo F X:
'Power System Harmonic Impedance Measurement using Natural Disturbances' IEE Conference Publication 210, pp 183-188, 1982.
[89] Unpublished CEGB results:
'HARPO3' Harmonic Analysis package.
[90] Gould OS-4100 Oscilloscope Handbook.
[91] Jenkins G and Watts D:
'Spectral Analysis and its Applications'
Holden Day, 1968.
[92] Lathi B P:
'Modern Digital and Analog Communication Systems'
Holt Sanders, 1983.
[93] Robiette A G E:
'Electric Melting Practice'
Griffin 1972.
[94] Morris A S and Sterling M J H:
'Identification and Direct Digital Control of an Electric Arc Furnace Controller'
IEE Proceedings; Part D, 1981, Vol 128 pp 123-217.
[95] Miller TJE (Ed):
'Reactive Power Control in Electric System'
J Wiley, New York 1982.
[96] De Mello E P, Johnson B K, Hannett L N, Birfet D and Toulemond J:
'Thyristor - Controlled Reactors, Analysis of Fundamental Frequency and Harmonic Effects'
IEEE PES Winter Meeting, New York, January 1978.
[97] Reichert K, Terens L, Durr J and Pfyl W:
'Harmonic Interactions between Static VAR Systems and the Network: Problems, Analysis and Solutions'
pp 142-173.
[98] Granstrom $S$ and Sundberg $Y$ :
'Harmonics and their Suppression in a 48/40MVA Arc Furnace Plant'
Elektrowarme International 36 (1978) B5 - October, pp 264-269.
[99] Ravenscroft J:
'The determination of the Electrical Characteristics of an Arc Furnace' IEE Paper No 3328 U, September 1960.
[100] Schwabe W E:
'Electrical and Thermal Factors in UHP Arc Furnace Design Operation'. Paper presented at the 9th International UIE Congress, Cannes. October 1980.
[101] Schweickardt H and Romegialli G:
'The Static VAR Source in EHV Transmission Systems and its Control' Brown Boveri Review 9-78, 1978.
[102] Czech P, Hung S Y M, Huynh N H and Scott G:
' TNA Study of Static Compensator Performance on the 1982-1983 James Bay System, Results and Analysis'
Proceedings of the IREQ Conference, Varennes, September 19-21, 1979.
[103] Dorf R C:
'Modern Control Systems'
Addison-Wesley Publishing Company, 1974.
[104] Chee Hing D J and Julien K S:
'A New Static Watt Compensator for the Iron and Steel Company of Trinidad and Tobago'
IEEE Transactions 1982; Vol PAS-101, No 8, pp 2982-2987.
[105] Mullard BT 152-400 Data Sheet.
[106] Mullard BTX 18-500 Data Sheet.
[107] Ziemer R E and Tranter W H:
'Principles of Communications - System, Modulation and Noise' Houghton Mifflin, 1976.
[108] 'Microprocessor Laboratory 8088 System Development Kit Users Manual' University of Liverpool Internal Document, 1982.
[109] Morse S P:
'The 8086/8088 Primer'
Hayden Book Company Inc, 1982.
[110] Tektronix 8560 MUSDU Handbook.
[111] Analogue Devices AD7574 Data Sheet (8-bit ADC).
[112] Liu B (Ed):
'Digital Filters and the Fast Fourier Transform'
Halsted Press, 1975.
[113] Blinchikov H J and Zverev A I:
'Filtering in the Time and Frequency Domains' J Wiley, New York, 1976.
[114] IEEE G-AE Subcommittee on Measurment Concepts: 'What is the Fast Fourier Transform' IEEE Trans on Audio and Electroacoustics, Vol AU-15, No 2, June 1967 pp 45-56.
[115] Bendat J S:
'Engineering Applications of Correlation and Spectral Analysis' J Wiley, Ne' York 1980.
[116] Bingham C, Godfrey M D and Tukey J W:
'Modern Techniques of Power Spectrum Estimation' IEEE Trans on Audio and Electroacoustics, Vol AU-15, No 2, June 1967 pp 56-66.
[117] Bogert B P:
'Informal Comments on the Uses of Power Spectrum Analysis' IEEE Trans on Audio and Electroacoustics, Vol AU-15, No 2, June 1967 pp 74-75.
[118] Hewlett Packard HP 3582A Power Spectrum Analyser Handbook.
[119] Welch P D: 'The Use of Fast Fourier Transform for the Estimation of Power Spectra: A Method Based on Time Averaging over Short, Modified Periodograms' IEEE Trans on Audio and Electroacoustics, Vol AU-15, No 2, June 1967 pp 70-73.
[120] Kreyszig E:
'Advanced Engineering Mathematics'
J Wiley, New York, 1972.
[121] Davis I C:
'Notes on Arc Furnace Operation' Unpublished Report to the CEGB System Technical Branch.
[122] 'NAG FORTRAN Library Manual Mark 10 - Application Notes for Subroutine E02BAF' Numerical Algorithms Group Ltd, Oxford, 1983.
[123] 'NAG FORTRAN Library Manual Mark 10 - Application Notes for Subroutine E02BCF'
Numerical Algorithms Group Ltd, Oxford, 1983.
[124] Cox M G:
'A Data Fitting Package for the Non-Specialist User'
In Software for Numerical Mathematics (D J Evans, Ed) Academic Press, London, 1974.
[125] Cox M G:
'The Numerical Evaluation of B-Splines'
J Inst Maths Applics, Vol 10, pp 134-149, 1972.
[126] Schweickardt H E, Romegialli G and Reichert K: 'Closed Loop Control of Static VAR Sources on EHV Transmission Lines' Paper submitted to the IEEE PES Winter Meeting, 1978.

## APPENDIX A

SHORT CIRCUIT POWER OF A 56MVA ARC FURNACE AT TEIAPLEBOROUGH

The arc furnace installation is supplied from the 275 kV busbar as shown in Figure 2.2.

Define $X_{s}{ }^{\prime}, X_{b}{ }^{\prime}$ and $X_{a}{ }^{\prime}$ as:

$$
\begin{aligned}
& X_{s}^{\prime}=\text { Source Reactance }- \text { between PCC and infinite busbar } \\
& X_{b}^{\prime}=\text { Any reactance between furnace transformer and PCC } \\
& X_{a}^{\prime}=\text { Reactance of furnace transformer, supplementary } \\
& \text { reactors and arc furnaces }
\end{aligned}
$$

as illustrated in Figure 3.7.
$X_{a}{ }^{\prime}$ is often unknown, and typical values based on furnace nameplata rating can be consulted ${ }^{[6]}$.

Thus $x_{a}=50 p . c$. on 55MVA base for a 56MVA furnace
and $\quad X_{a}^{\prime}=50 \mathrm{p} . \mathrm{c} \cdot \times \frac{100}{56}$ on 100MVA base
$=89.3 p . c$. on 100MVA base

For this network (see Figure 2.2):

$$
x_{s}^{\prime}=1.18 p . c . \text { on 100MVA base }
$$

and

$$
X_{b}^{\prime}=23.933 p . c . \text { on 100MVA base }
$$

Then:

$$
S_{t}=\frac{100}{x_{a}^{\prime}+x_{b}^{\prime}+x_{s}^{\prime}} \quad \text { MVA }
$$

$\underline{S}_{t}=87.46 \mathrm{MVA}$

SGT4 incorporates an on-load tap changer with taps between $+10 p . c$. and -20p.c. in 13 steps. For a constant primary voltage of 275 kV , the SGT4 secondary voltage may vary betiveen $29.7 \mathrm{kV} \leqslant V_{2} \leqslant 39.6 \mathrm{kV}$. The percentage impedance, $X_{33}$, given for those components at $33 k V$ will then vary with the true voltage $V_{2}$ as: $X=X_{33} \times \frac{33^{2}}{V_{2}}$; Thus $X_{a}$ ' may vary
from the nominal value of 0.393 per unit between 0.52 per unit and 1.102 per unit. These impedance values then show how $S_{t}$ may vary from the nominal value given above, depending on SGT4 tap position:

$$
\begin{aligned}
& S_{\text {tMAX }}=114.8 \text { MVA } \\
& S_{\text {tMIN }}=73.9 \text { MVA }
\end{aligned}
$$

The CEGB measurements were made at point $B$, between tine impedances $X_{b}{ }^{\prime}$ and $X_{a}^{\prime}$, therefore the measured short circuit MVA will be proportionally less than the theoretical value from the infinite busbar by the factor

$$
\frac{x_{a}^{\prime}}{x_{a}^{\prime}+x_{b}^{\prime}+x_{s}^{\prime}}
$$

Then:

$$
\begin{aligned}
S_{t M A X} & =31.71 \mathrm{MVA} \\
S_{t} & =68.21 \mathrm{MVA} \text { Nominal } \\
S_{\text {tMIN }} & =61.19 \mathrm{MVA}
\end{aligned}
$$

## APPENDIX B

recovery of data from cegb magnetic tape storage

Recordings were made over a period of 3 days at the Templeborough $275 \mathrm{kV} / 33 \mathrm{kV}$ substation. Six arc furnaces were supplied from this substation, with a collective nameplate rating of 360MVA.

Up to 8 channels of data could be sampled using the OREAM recording equipment ${ }^{[81,82]}$. Studies of oscillograms for the bulk of the recorded data revealed trends in the recordings which would not be so apparent for a cycle by cycle analysis. On the basis of these visual studies tivo different sections of data were selected for further use at Liverpool University. Blocks of selected data were transferred to magnetic tape number LSN201, to be held in the Liverpool University Computer Centre tape 1ibrary.

Each block or record of data contains 2048 bytes of information:

```
8 bytes - block number and time GMT at start of block
2032 bytes - data. 2 bytes x 8 channels x 127 1ines
8 bytes - spare at end of each block
```

Each line of 8 channels is time-spaced from the next line by 800 microseconds. Thus each block contains approximately 5 cycles of data.

Each 2-byte channel gives a 16-bit signed integer value in the range - 32767 to +32767 which needs to have a small offset removed before a scale factor is applied to give values of KV or KA.

Recording details and comments on the data content are now given:
(i) First 600 3locks on LSN201

From RFO7, tape No 3, blocks 60 to 660 inclusive.
16.11 .00 hours to 16.21 .30 hours $28 / 6 / 1977$

Furnace No 2 operating in isolation. (Furnace No 1 off and bus section switch open - see Figure 2.1.)

Start-up of Furnace No 2 occurs in block 60.

This 'start-up' data is the same as that used by CEGB STB for various studies (REFS).

See table B1 for scaling and offset values.
(ii) Blocks 600 to 1500 on LSN201

From RF18, tape No 2, blocks 2600 to 3500 inclusive.

Furnace No 5 and Furnace No 6 on. Severe low frequency oscillations in furnace No 6 line current peaks. Furnace No 6 becomes almost open circuit for several seconds before returning to full power during melt-down.

See table B2 for scaling and offsets.


Table B1 Scaling and Offsets for RF07

| CHANNEL | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD TO |  |  |  |  |  |  |  |  |
| INTEGER VALUE | -145 | -128 | -150 | -111 | -72 | -72 | -49 | - |
| MULTIPLY BY | 3.390 | 3.394 | 3.387 | 0.3836 | 0.3748 | 0.3787 | 0.3790 | - |
| QUANTITY | VR6 | VY6 | VB6 | IR5 | IB5 | IRG | 186 | - |
| (UNITS) | kV | kV | kV | kA | kA | kA | kA |  |

Table B2 Scaling and Offsets for RF18

## APPENDIX C

CUBIC SPLINE CURVE FITTING AND ITS APPLICATION

## C.I Introduction

The time series data obtained from the CEGB (see Appendix B) gave only the measured instantaneous three-phase voltages and currents with a sampling interval of 800 microseconds.

The modelling work undertaken in this Thesis used the measured three-phase currents as the 'driving signal' in physical and mathematical models to reproduce voltage distortion.

In each model, some additional information was required from this data, namely:
(i) In the physical model (Chapter 2), interpolation between points was used to increase the number of points output in each cycle to give smoother waveforms.
(ii) In the mathematical model (Chapter 8), the value of $\mathrm{di} / \mathrm{dt}$ was required for each value of measured current, $i$.

All large-scale data handling was performed on a mainframe computer, and numerial techniques were used to obtain the data required by (i) and (ii) above. The Numerical Algorithms Group (NAG) Library ${ }^{[122,123]}$ subroutine E02BAF was used to compute a weighted least-squares approximation to the original data by a cubic spline. The same subroutine was then used for interpolation to satisfy (i) above. NAG subroutine EO2BCF was then used to evaluate derivitives from the B-spline to satisfy (ii) above.

## C.II Applications Programs

Cox ${ }^{[124,125]}$ describes how the set of $N$ data points $\left(x_{r}, y_{r}\right)$ may be used to calculate a cubic spline approximation

$$
S(x)=\sum_{i=1}^{N+3} c_{i} N_{i}(x)
$$

where the coefficients are $c_{i}$, and the normalised $B$-spline is $N_{i}(x)$. The B-spline $N_{i}(x)$ is defined upon 'knots' $K_{i-4}$,
$K_{i-3}, K_{j-2}, K_{i-1}$ and $K_{i}$.
Once $N_{i}(x)$ has been calculated from $y(x)$, the B-spline parameters can tinen be passed to NAG subroutine EO2BCF, which may be used to evaluate $S(x)$ or its derivatives at any value of $x$. At those values of $X$ where the input parameters $y(x)$ is known, then

$$
E(x)=S(x)-y(x)
$$

may be calculated to show the error magnitudes due to use of the B-spline rather than use of original data at this point.

This procedure was followed for each of the four channels $i_{R}, i_{Y}$ $i_{B}, v_{R}$ (see Section 2.3.2) in sequence. Each channel consisted of 2250 time-series data points, corresponding to ninety 50 Hz cycles. Attempting B-spline evaluation for 2250 points involved large computational effort, and program fallures were frequent. The process was therefore restricted to data blocks of 780 points representing one-third of the total span, plus 15 points at each end of the block.

The FORTRAN progran to perform the interpolation process for the analogue model is shown in C.III and comment statements within the program explain the program flow.

The FORTRAN program to obtain values of di/dt for all values of 'i' is shown in C.IV.

## C.III SPLI30M FORTRAN Program Listing

FILE: SPLI30M FORTRAN AI (EE68)



| C |  | SPLO1490 |
| :---: | :---: | :---: |
| C |  | SPLO1500 |
| C | In the following section if 'Amidpt' is .true. then | SPLO1510 |
| C | the respective value of $X$ LIES inbetween knot | SPLO1S20 |
| C | ( AND INPUT DATA) POSITIONS AND A Y Value nust be | SPLO1S30 |
| C | FOUND. M2 AND M3 SET THE START AND FINISH POINTS | SPLO1540 |
| C | FOR THE FITTING AND THE FINAL DATA LISTING | SPLO1550 |
| c |  | SPLO1560 |
| C |  | SPLO1570 |
|  | AMIDPT=. TRUE. | SPL01580 |
|  | LEFT $=1$ | SPLO1590 |
|  | M1 $=1$ XTRA*M | SPLO 1600 |
|  | M2 $=14 *$ IXTRA +1 | SPLO1610 |
|  | M $3=\mathrm{Ml}$ - ( $\left(14^{*}\right.$ IXTRA $\left.)+1\right)$ | SPLO 1620 |
| c |  | SPLO1630 |
| c | 'STEP' IS THE TIME BETWEEN EACH OF ThE | SPLO1640 |
| C | INTERPOLATED POINTS. | SPL01650 |
| C |  | SPLO1660 |
| C | THE FOLLOWING 'DO LOOP' SETS UP AN ARRAY | SPL01670 |
| c | T(IXTRA), T(IXTRA +1 ), T( IXTRA +2 ) ....ETC. | SPL01680 |
| C | CONTAINING ALL VALUES OF TIME AT WHICH A | SPL01690 |
| C | VALUE IS REQUIRED FROM THE SPLINE FIT. | SPLO1700 |
| C |  | SPLO1710 |
| C |  | SPLO1720 |
|  | STEP $=$ TSTEP/IXTRA | SPLO1730 |
|  | DO 60 L=IXTRA, M1, IXTRA | SPLO1740 |
|  | J=L/IXTRA | SPLO1750 |
|  | 2=0 | SPLO1760 |
| 58 | IF (KOUNT.EQ.1) T(L+Z) $=$ T1 (J,6)+0.0000086+STEP*Z | SPLO1770 |
|  | IF (KOUNT.EQ. 2) $T(L+2)=T 1(J, 7)+0.0000150+$ STEP +2 | SPL01780 |
|  | IF (KOUNT.EQ.3) T(L+Z) $=$ T1 $(\mathrm{J}, 8)+0.0000214+$ STEP $* 2$ | SPLO1790 |
|  | IF (KOUNT.EQ.4) $T(L+2)=T 1(J, 1)+0.0000288+$ STEP $\$ 2$ | SPLO1800 |
|  | $Z=Z+1$ | SPLO1810 |
|  | IF (Z.GT.EXTRA)GOTO 59 | SPLO1820 |
|  | GOTO 58 | SPLO1830 |
| 59 | CONTINUE | SPL01840 |
| 60 | CONTINUE | SPLO1850 |
|  | $J=0$ | SPLO1860 |
|  | $\mathrm{I}=0$ | SPLO1870 |
|  | ITIME $=0$ | SPLO1880 |
|  | IF (RESULT.EQ.1.OR.RESULT.EQ.2) WRITE (6,992) | SPLO1890 |
|  | DO $40 \mathrm{~N}=\mathrm{M} 2, \mathrm{M} 3$ | SPLO1900 |
|  | XVAR $=T(N)$ | SPLO1910 |
|  | IFAIL=1 | SPLO1920 |
|  | CALL MYBCF (NCAP7,K,C,XVAR,LEFT,FIT, IFAIL) | SPLO1930 |
|  | IF (IFAIL.NE.0)GOTO 320 | SPLO1940 |
|  | IF (N.GT.M2+30.AND.N.LT.M3-30) GOTO 295 | SPLO1950 |
|  | IF (RESULT.EQ.1.OR.RESULT.EQ.2) WRITE (6,990)XVAR,T(N),FIT(1), | SPLO1960 |
| + | - FIT(2) | SPLO1970 |
| 295 | IF (KOUNT.EQ.1)OUT1 (N)=FIT (1) | SPLO1980 |
|  | IF (KOUNT.EQ.2)OUT2 (N) =FIT (1) | SPLO1990 |
|  | IF (KOUNT. EQ. 3)OUT3 (N) =FIT (1) | SPL02000 |
|  | IF (KOUNT. EQ . 4)OUT4 (N) $=$ FIT (1) | SPL02010 |
|  | $\mathrm{I}=\mathrm{I}+1$ | SPLO2020 |
|  | IF (I.NE.IXTRA) GOTO 340 | SPLO2030 |
| 300 | $\mathrm{I}=0$ | SPLO2040 |
|  | AMIDPT $=$. NOT. AMIDPT | SPLO2050 |
|  | IF (KOUNT.EQ. 1) $T(N)=T(N)-0.0000086$ | SPLO2060 |
|  | IF (KOUNT.EQ.2) T(N) $=T(N)-0.0000150$ | SPL02070 |
|  | IF (KOUNT.EQ.3) $T(N)=T(N)-0.0000214$ | SPL02080 |
|  | IF (KOUNT.EQ.4) $T(N)=T(N)-0.0000288$ | SPL02090 |
|  | XVAR $=T(N)$ | SPLO2100 |
|  | IFAIL=0 | SPLO2110 |
|  | CALL MYBCF (NCAP7, $\mathrm{K}, \mathrm{C}, \mathrm{XVAR}, \mathrm{LEFT}, \mathrm{FIT}, \mathrm{IFAIL}$ ) | SPLO2120 |
|  | IF (IFAIL.NE.0)GOTO 320 | SPLO2130 |
|  | $\mathrm{R}=\mathrm{N} / \mathrm{IXTRA}$ | SPL02140 |
|  | RES $=F I T(1)-Y(R)$ | SPLO2150 |
|  | IF (N.GT.M2+30.AND.N.IT.M3-30) GOTO 340 | SPLO2160 |
|  | IF (RESULT.EQ.1.OR.RESULT.EQ.2)WRITE $(6,991)$ XVAR,T(N), | SPLO2170 |
|  | - FIT(1),RES,FIT(2) | SPLO2180 |
|  | GOTO 340 | SPLO2190 |
| 320 | WRITE $(6,989)$ XVAR | SPLO2200 |
|  | $J=J+1$ | SPL02210 |
|  | IF(J.GE.50) GOTO 1111 | SPL02220 |
| 340 | CONTINUE | SPLO2230 |
|  | CONTINUE | SPLO2240 |
| 1111 | CONTINUE | SPLO2250 |
|  | IF (RESULT.EQ.2) GOTO 1113 | SPL02260 |
|  | WRITE (6,981) | SPLO2270 |
|  | $M 4=M 2$ | SPL02280 |
|  | DO $1112 \mathrm{R}=\mathrm{M} 2, \mathrm{M} 3,1$ | SPLO2290 |
|  | WRITE $(6,980)$ OUT1 $(R)$, OUT2 $(R), \operatorname{OUT3}(R), \operatorname{OUT} 4(R)$ | SPLO2300 |
| 1112 | CONTINUE | SPL02310 |


|  | CONTINUE | SPLO2320 |
| :---: | :---: | :---: |
|  | GOTO 888 | SPL02330 |
|  | WRITE $(6,988) \mathrm{R}$ | SPL02340 |
|  | GOTO 888 | SPL02350 |
| 777 | GOTO ( $360,380,400,420,440$ ), IFAIL | SPL02360 |
| 360 | WRITE $(6,987)$ | SPL02370 |
|  | GOTO 888 | SPL02380 |
| 380 | WRITE $(6,986)$ | SPL02390 |
|  | GOTO 888 | SPL02400 |
| 400 | WRITE $(6,985)$ | SPL02410 |
|  | GOTO 888 | SPL02420 |
| 420 | WRITE $(6,984)$ | SPL02430 |
|  | GOTO 888 | SPLO2440 |
| 440 | WRITE $(6,983)$ | SPL02450 |
|  | GOTO 888 | SPL02460 |
| 999 | FORMAT(6A4) | SPL02470 |
|  | FORMAT(4 (1X/) , 1H , 6A4) | SPL02480 |
|  | FORMAT (2 $1 \mathrm{X} /$ ) , 30H $\quad \mathrm{M}=\mathrm{NO}$. OF DATA POINTS - , I4, | SPLO2490 |
|  | + //52H NCAP = NO. OF INTERPOLATED INTERVALS BETVEEN INTERN, | SPLO2500 |
|  | + 11HAL KNOTS = , I4) | SPLO25 10 |
| C 996 | FORMAT( $1 \mathrm{H}, 8(\mathrm{F8}, 4,1 \mathrm{X})$ ) | SPLO2520 |
|  | FORMAT (1H , 8(F12.8,1X) | SPL02530 |
|  | FORMAT(2(1X//), 2 H , AB,29H 20 LINES OF DATA FOR FIT AND, | SPLO2540 |
|  | + 15H KNOT POSITIONS, | SPL02550 |
|  |  | SPL02560 |
|  |  | SPL02570 |
|  | FORMAT(1X/,4H , I4, 8X,F10.5,8X,F8.4, 8X,F10.5) | SPLO2580 |
|  | FORMAT (3(1X/),16H OUTPUT DATA,1X/,17H ................) | SPLO2590 |
| 992 | FORMAT(2 $1 \mathrm{X} / \mathrm{)}, 48 \mathrm{H}$ X TIME FITTED Y RESIDUE, | , SPL02600 |
|  | +16H GRADIENT, | SPL02610 |
|  | +/53H | SPL02620 |
|  |  | SPL02630 |
|  | +/53H | SPLO2640 |
|  | +18H-----------------//) | SPLO2650 |
| 991 | FORMAT(1H , 2X,F9.6, 2X, F9.6,3X,F8.4,4X, E12.4, 4X, F12.4) | SPL02660 |
| 990 | FORMAT (1H , 2X,F9.6, 2X,F9.6,3X,F8.4, 20X,F12.4) | SPL02670 |
|  | FORMAT(/1X,27HARGUMENT OUTSIDE RANGE ,E20.5) | SPLO2680 |
|  | FORMAT(1X/,15H NO MORE DATA , , I4,11H LINES READ//) | SPLO2690 |
| 987+ | FORMAT(/47H KNOTS DISORDERED OR NOT INTERIOR TO DATA INTER, | SPLO2700 |
|  | +3HVAL) | SPLO2710 |
| 986 | FORMAT (/20H NON-POSITIVE WEIGHT) | SPL02720 |
|  | FORMAT (/46H DISORDERED VALUES OF THE INDEPENDANT VARIABLE) | SPLO2730 |
| 984 | FORMAT (/42H TOO MANY KNOTS FOR TKE NUMBER OF DISTINCT, | SPL02740 |
|  | +35H VALUES OF THE INDEPENDANT VARIABLE) | SPL02750 |
| 983 | FORMAT(/42H NO UNIQUE SOLUTION SINCE SHOENBURG-WITNEY, | SPLO2760 |
|  | +2OH CONDITIONS VIOLATED) | SPL02770 |
| 982 |  | SPLO2780 |
|  | FORMAT(6)(1X/),40H COMPLETE LISTING OF OUTPUT NOW FOLLOh', | SPLO2790 |
|  |  | SPLO2800 |
|  |  | SPLO2810 |
|  | +///55H TIME CHANNEL1----GRADIENT CHANNEL2..... | SPLO2820 |
|  | +8HGRADIENT//) | SPLO2830 |
| 980 | FORMAT (1H , 4(F12.4,1X)) | SPLO2840 |
|  | FORMAT (///40H INVALID VALUE OF 'KOUNT', KOUNT = . 3 , ///) | SPL02850 |
| 888 | STOP | SPLO2860 |
|  | END | SPLO2870 |

## C.IV SPLI30C FORTRAN Program Listing



| C |  | SPL00710 |
| :---: | :---: | :---: |
| C | THE NEXT LOOP VARIES 'KOUNT' , SPECIFYING WHICH | SPL00720 |
| C | CHANNEL THE SPLINE IS FITTED FOR. | SPL00730 |
| C |  | SPL00740 |
| C |  | SPL00750 |
| C | KOUNT 1 | SPL00760 |
|  | DO 1111 KOUNT $=1,6$ | SPL00770 |
|  | IF(KOUNT.EQ.1)GOTO 12 | SPL00780 |
|  | DO $11 \mathrm{R}=1, \mathrm{M}$ | SPL00790 |
|  | $K(R)=0.0$ | SPL00800 |
|  | $C(R)=0.0$ | SPL00810 |
| 11 | CONTINUE | SPL00820 |
|  | SS $=0.0$ | SPL00830 |
| 12 | CONTINUE | SPL00840 |
|  | DO $14 \mathrm{R}=1, \mathrm{M}, 1$ | SPL00850 |
|  | IF (KOUNT. NE.1)GOTO 124 | SPL00860 |
|  | $Y(R)=I R(R)$ | SPL00870 |
|  | IF (R.GT.4.AND.R.LE.NCAP3)K(R)=T(R) | SPL00880 |
|  | GOTO 14 | SPL00890 |
| 124 | IF (KOUNT. NE.2)GOTO 125 | SPL00900 |
|  | $Y(R)=I Y(R)$ | SPL00910 |
|  | IF (R.GT.4.AND.R.LE.NCAP3)K(R)=T(R) | SPL00920 |
|  | GOTO 14 | SPL00930 |
| 125 | IF (KOUNT.NE.3)GOTO 126 | SPL00940 |
|  | $Y(R)=I B(R)$ | SPL00950 |
|  | IF (R.GT.4.AND.R.LE.NCAP3)K(R)=T $(R)$ | SPL00960 |
|  | GOTO 14 | SPL00970 |
| 126 | IF (KOUNT.NE.4) GOTO 127 | SPL00980 |
|  | $Y(R)=V R(R)$ | SPL00990 |
|  | IF (R.GT.4.AND.R.LE.NCAP3)K(R)=T(R) | SPLO1000 |
|  | GOTO 14 | SPLO1010 |
| 127 | IF (KOUNT. NE. 5 ) GOTO 128 | SPL01020 |
|  | $Y(R)=V Y(R)$ | SPLO1030 |
|  | IF (R.GT.4.AND.R.LE.NCAP3)K(R)=T(R) | SPLO1040 |
|  | GOTO 14 | SPLO1050 |
| 128 | IF (KOUNT. NE.6)GOTO 13 | SPLO1060 |
|  | $Y(R)=V B(R)$ | SPL01070 |
|  | IF (R.GT.4.AND.R.LE.NCAP3)K(R)=T (R) | SPLO1080 |
|  | GOTO 14 | SPLO1090 |
| 13 | WRITE $(6,979)$ KOUNT | SPLO 1100 |
| 14 | CONTINUE | SPLO1110 |
| C |  | SPLO1120 |
| C |  | SPLO1130 |
| C | AFTER PRINTING RESPECTIVE HEADINGS , THE FIRST TEN | SPLO1140 |
| c | CHOSEN data values are written , together with | SPLO1150 |
| c | VALUES OF $R$, $X(R)$ AND $\mathrm{K}(\mathrm{R})$. | SPLO1160 |
| c |  | SPLO1170 |
| C |  | SPLO1180 |
| C | IF (KOUNT.EQ.1) YNUM=FIRST | SPLO1190 |
| C | IF (KOUNT.EQ. 2) YNUM=SECOND | SPLO1200 |
| C | IF (KOUNT. EQ . 3) YNUM=THIRD | SPLO1210 |
| C | IF (KOUNT. EQ. 4) YNUM=FOURTH | SPL01220 |
|  | IF (RESULT.GT. 2) GOTO 30 | SPL01230 |
|  | WRITE (6,997)M, NCAP | SPLO 1240 |
|  | WRITE $(6,995)$ FIRST | SPLO 1250 |
|  | WRITE (6,994) ( $(R, T(R), Y(R), K(R)), R=1,20)$ | SPLO 1260 |
|  | $L=M-20$ | SPLO 1270 |
|  | WRITE ( 6,995 )LAST | SPL01280 |
|  | WRITE ( 6,994 ) ( $(R, T(R), Y(R), \mathrm{K}(\mathrm{R})), \mathrm{R}=\mathrm{L}, \mathrm{M})$ | SPLO1290 |
| 30 | CONTINUE | SPLO1300 |
| C |  | SPLO1310 |
| C |  | SPLO1320 |
| c | NCAPT IS THE HIGHEST DIMENSION OF K TO BE GENERATED | SPLO1330 |
| C | BY THE SUBROUTINE E02BAF. THIS SUBROUTINE GENERATES | SPL01340 |
| C | A B-SPLINE REPRESENTATION OF A FUNCTION REPRESENTED | SPLO1350 |
| C | BY THE CHOSEN data values | SPLO1360 |
| c |  | SPLO1370 |
| c |  | SPLO1380 |
|  | NCAP7 $=$ NCAP +7 | SPLO1398 |
|  | IFAIL=1 | SPLO1400 |
|  | CALL MYBAF(M,NCAP7,T,Y,W,K,WORK1, WORK2,C,SS,IFAIL) | SPLO1410 |
|  | IF (IFAIL.NE.O)GOTO 777 | SPLO1420 |

IN THE FOLLOWING SECTION IF＇AMIDPT＇IS ．TRUE．THEN
THE RESPECTIVE VALUE OF X LIES INBETWEEN KNOT
（ AND INPUT DATA）POSITIONS AND A Y VALUE MUST BE
FOUND ．M2 AND M3 SET THE START AND FINISH POINTS
FOR THE．FITTING AND THE FINAL DATA LISTING ．
SPLO1430
SPLO 1430
SPLO 1440
SPLO1450
SPLO 1460 SPLO1470 SPLO 1480 SPLO 1490 SPLO 1500 SPLO 1510
SPLO1520
AMIDPT＝．FALSE．
LEFT＝1
SPLO1530
M1 $=$ IXTRA＊M
SPLO 1540
M2 $=14 *$ IXTRA
M3 $=$ M1－$((14 \star$ IXTRA $)+1)$
＇STEP＇IS THE TIME BETWEEN EACH OF THE
SPLO 1550
SPLO1560
SPLO1570
SPLO1580
INTERPOLATED POINTS．SPLO1590
THE FOLLOWING＇DO LOOP＇SETS UP AN ARRAY SPLO1600
T（IXTRA）T（IXTRA＋1），T（IXTRA＋2）SPL01610
SPLO1620
（
SPLO1640
SPLO1650
SPLO1660
STEPETSTEP／IXTRA
SPL01670
DO 60 L＝IXTRA，M1，IXTRA SPL01680
J＝L／IXTRA
$Z=0$
SPLO1690
$T 1(L+Z)=T(J)+S T E P * 2$
$Z=2+1$
IF（Z．GT．EXTRA）GOTO 59
SPLO1700
SPLO1710
SPLO1720
SPLO1730
SPLO1740
SPLO1750
SPLO1760
SPLO1770
$J=0$
ITIME $=0$
IF（RESULT．EQ．1．OR．RESULT．EQ．2） $\operatorname{WRITE}(6,992)$
DO $40 \mathrm{~N}=\mathrm{M} 2, \mathrm{M} 3,1$
IF（AMIDPT）GOTO 290
GOTO 300
$\mathrm{XVAR}=\mathrm{Tl}(\mathrm{N})$
IFAII＝1
CALL MYBCF（NCAP7，K，C，XVAR，LEFT，FIT，IFAIL）
IF（IFAIL．NE．O）GOTO 320
SPLO1780
SPLO1790
SPLO1800
SPLO1810
SPLO1820
SPL01830
SPLO1840
SPLO1850
SPL01860
IF（N．GT．M2＋30．AND．N．LT．M3－30）GOTO 295
IF（RESULT．EQ．1．OR．RESULT．EQ．2）WRITE（6，990）XVAR．TI（N），FIT（1），SPL01890

+ FIT（2）
IF（KOUNT．EQ．1）OUT4（N）$=F \operatorname{IT}(1)$
SPLO1900
SPLO1900
SPLO1910
SPLO1920
IF（KOUNT．EQ．2）OUT5（N）$=$ FIT（1）SPLO1930
IF（KOUNT．EQ．2）OUT8（N）＝FIT（2）SPLO1940
IF（KOUNT．EQ．3）OUT6（N）＝FIT（1）SPLO1950
IF（KOUNT．EQ．3）OUT9（N）＝FIT（2）SPLO1960
IF（KOUNT．EQ．4）OUT1（N）＝FIT（1）SPLO1970
IF（KOUNT．EQ．5）OUT2（N）$=$ FIT（1）SPL01980
IF（KOUNT．EQ．6）OUT3（N）$=$ FIT（1）SPLO1990
$I=I+1 \quad$ SPLO2000
IF（I．EQ．IXTRA－1）AMIDPT＝．FALSE．SPLO2010
GOTO 340 SPLO2020
I＝0 SPLO2030
IF（IXTRA．NE．1）AMIDPT $=$ ．NOT．AMIDPT SPLO2040
$\mathrm{XVAR}=\mathrm{T} 1(\mathrm{~N}) \quad$ SPLO2050
IFAIL＝1 SPLO2060
CALL MYBCF（NCAP7，K，C，XVAR，LEFT，FIT，IFAIL）SPLO2070
IF（IFAIL．NE．O）GOTO 320 SPLO2080
$R=N /$ IXTRA $\quad$ SPLO2090
RES＝FIT（1）－Y（R）
SPLO2100
IF（N．GT．M2＋30．AND．N．LT．M3－30）GOTO 310
IF（RESULT．EQ．1．OR．RESULT．EQ．2）WRITE（6，991）XVAR，TI（N），SPLO2120
$+\operatorname{FIT}(1)$, RES, FIT（2）
$310 \quad \operatorname{IF}($ KOUNT．EQ．1）OUT4（N）$=\mathrm{FIT}(1)$ SPLO2140
IF（KOUNT．EQ．1）OUT7（N）$=$ FIT（2）
SPL02150
IF（KOUNT．EQ．2）OUTS（N）$=$ FIT（1）
SPLO2160
IF（KOUNT．EQ．2）OUT8（N）＝FIT（2）
SPLO2170
IF（KOUNT．EQ．3）OUT6（N）＝FIT（1）
SPLO2180
IF（KOUNT．EQ ．3）OUT9（N）$=F I T(2)$
SPLO2190
IF（KOUNT．EQ．4）OUTI（N）$=$ FIT（1）
SPLO2200
IF（KOUNT．EQ．5）OUT2（N）$=$ FIT（1）
SPLO2210
$\begin{array}{ll}\text { IF（KOUNT．EQ．6）OUT3（N）}=\text { FIT（1）} & \text { SPLO2220 } \\ \text { GOTO } 340 & \text { SPLO2230 }\end{array}$
GOTO 340
WRITE $(6,989)$ XVAR
SPLO2240



## C.V Results and Error Magnitudes

The results output from application of the programs to consecutive blocks of 750 time series data points overlapped slightly due to the extra 15 points at each end of the data span. When the three interpolated output files were combined, the overlapping was carefully eliminated, to give output files of:
(i) For input to the physical model:

9000 time-series data records with
$I_{R}, I_{Y}, I_{B}$ on each record.
Record step length $=100$ microseconds.
(ii) For input to the computational model:

2250 time-series data records, with
$I_{R}, I_{Y}, I_{B}, \frac{d}{d t}, \frac{d}{d t} I Y, \frac{d}{d t}$ on each record.
Record step length $=800$ microseconds.

The error magnitudes were estimated by calculation of the quantity,

$$
E(x)=S(x)-y(x)
$$

and were always less than $10^{-8}$ percent over the non-overlapping region of the B-spline fit. The end regions of the B-spline were slightly less accurate, with always less than $10^{-4}$ percentage error.

## APPENDIX D

AIM-65 MICROCOMPUTER OPERATION, INTERFACE AND PROGRAM LISTINGS

## D.I Overview

The Rockwell R6500 Advanced Interactive Microcomputer[83, 84, 85, 86] , (AIM-65), was used in the laboratory for the small signal reproduction of arc furnace installation current waveforms, using data loaded from punch-tape.

A block diagram of the AIM-65 system is given in Figure D.1. An extra 16 K bytes of dynamic RAM, and two R6522 versatile Interface Adapters were added using the expansion connector.

The memory map for the 64 K bytes of addressable I/O and memory was given in Table 2.1 (Section 2.3.2).

## D.II Monitor, Editor and Assembler

The monitor program occupied 8 K bytes in ROM between addresses EOOO and FFFF hex. Application programs could be entered and changed using the text edit facility of the monitor. Programs written in R6502 assembler language source code could then be assembled into object code using the assembler software located in a separate 4 K bytes ROM package.

## D.III Program Storage

Once assembled, the programs were stored on magnetic tape using the tape input/output facilities of the monitor routine. When programs were correct, there was no need for them to be stored in their source code form, nor for the assembler chip to occupy memory space.

All programs written for use in this research project were stored and run from the 4 K byte on-board RAM at address 0000 -00FF.


FIG. D1 : AIM-65 BLOCK DIAGRAM

The 'function' keys F1, F3 gave immediate program 'jumps' to inemory locations at the start of the program blocks 'START' and 'TAPE READER' respectively.
(a) 'START' The source code listing for this program is given in Section D.V. Once entered, its timing was controlled by a hard wired phase-locked loop outputting a 200 kHz square wave in synchronism with the a.c. mains (red phase) voltage. The circuit used to generate the controlling interrupts CA1 and CB1 is shown in Figure D2.
(b) 'TAPE READER' The source code listing this program is given in Section D.VI. The prograin reads a series of 8 -bit values from a punch-tape reader connected at input port A, finishing when a given number of cycles are complete. Data read from the tape is stored in RAM.

When the data output program from 'START' was operating, clock frequency of 6 MHz was used to allow a minimum time between consecutive channel outputs $\left(I_{R}, I_{Y}, I_{B}\right)$ of 20 microseconds to be achieved. Every 200 microseconds the 8 -bit data word for each of channels $I_{R}, I_{Y}, I_{B}$ was sent to port $A$, with a bit number on Port B selecting a particular DAC to receive the 8 -bit word. This value was then held by the DAC until the new value was received 200 microseconds later. The DAC circuit is given in Figure D3, and the analogue outputs fed the low-pass filter circuits shown in Chapter II, Figure 2.5(c).

An additional pulse was output at the start of each repeated ' $N$ ' cycles of data, ( $N=89$ for most applications), to allow measuring and data logging equipment to have a common 'start' time reference. This pulse was output to bit 4 of port $B$, and was software-timed for a duration of 10 microseconds as shown in the program listing (Section DV).


FIG. D2 : Phase-locked loop generation of d ta synchronising pulses


[^0]|  |  | WAVEFDFM FEGEN. PFIDGFAM |
| :---: | :---: | :---: |
| INITIALISE; |  | ; Declares variatiles. |
| NCYCLE | $=\$ 00$ | ; Current rio. of cycles. |
| EAL | $=\$ 01$ | ; Address low. |
| BAH | $=\$ 02$ | ; Address high. |
| NUM | $=\$ 03$ | ; No. of cycles for output. |
| TEMP | $=\$ 04$ | ; For temporary storage. |
| HADDF: | $=\$ 05$ | ; Initial address high. |
| LADDE | $=\$ 06$ | ; Initial address low. |
| DEVICE | = $\ddagger$ A000 | ;Port B output data register. |
| OUT | $=\$ A 001$ | ;Port A output data register. |
| PCR | $=\$ 800 \mathrm{C}$ | ; Peripheral control register. |
| DDEE | =\$A002 | ;Port E data direction register. |
| DDE:A | $=\$ A 003$ | ; Port A data direction register. |
| IEF: | $=\$ \mathrm{AO} \mathrm{O}$ | ; Interrupt enable register. |
| IFF: | $=$ = $A 00 \mathrm{D}$ | Interrupt flag register. |
| PFIFLG | =\$A411 | ; Printer flag. |
| CFEK | =\$EA24 | ; CRLF to display. |
| M1 | $=\$ 0.500$ | ; Message addresses. |
| M2 | $=\$ 050 \mathrm{~F}$ |  |
| MSG | $=\$ 06.3 \mathrm{~F}$ | ; Subroutine addresses |
| GETVAL | $=\$ 06.4 \mathrm{E}$ |  |
| ECDEIN | $=\$ 06.6$ |  |
| EBYTE | = $=\mathrm{ES} \mathrm{FD}$ |  |
| *=中010¢ |  | ; Start program if 'F1' key fressed. |
| JMP START |  |  |
| $*=\$ 0700$ |  |  |
| START; |  |  |
| LDA | \#(1) | ; Printer off. |
| STA | PFIIFLG |  |
| JSF: | CFEK |  |
| LDX | \#M1-M2 | ; Fead start address and rio. of cycles |
| JSF: | MSG | ; -of data to be outprut to DAC. |
| J5F: | FEYTE |  |
| STA | HADDE |  |
| STA | EAH |  |
| JSF: | FEYTE |  |
| STA | LADDR |  |
| STA | ERL |  |
| JSE: | CFCK |  |
| LDX | \#M2-M1 |  |
| JSF: | GETVAL |  |
| J5R | BCDEIN |  |
| TAX |  | ; Store rio. of cycles in $x$. |
| DEX |  | ; X-1 |
| STX | NuM | ; Save rio. of cycles-1. |
| STX | NCYCLE |  |

```
RERIN:
LDA
STA
    LDA #$0゙S
    STA $A405
    LDA ##CA
    STA PCF
    LDA #$FF
    STA DDFA
    STA DDFE
    LDY #O゙O
    LDA #$F2
    STA IER
    CLI
IDLE;
    NOP
    JMP IDLE
    *=$0500
OUTPUIT;
    -BYTE 16,4,2,1 ;Set bits to define outrulut channels.
    ; VF,R,Y,B
INRPT;
    LDA IFF: ;Any interrupt.
    AND #$10
    BEO CAIFLG
    LDA #$SO
    STA $AODO
    LDA #ض்\emptyset
    STA $AODO
CA1FLG;
    LDA IFR
    AND #$0%
    BEQ DATUIUT
    LDA ##40
    STA $AOOO
    LDA #\emptyset̆
    STA $AOOO
    DEC NCYELE
    EPL DATOUT
    LDA. LADDF:
    STA EAL
    LDA HADDF
    STA EAH
    LDA NUM
    STA NCYCLE
    LDA #08
    STA $AOOO
    LDA #FF
    STA gAÖOL
    NOP
    NOP
    NOP
    NOP
    NOP
    NOP
    LDA #OO
    STA AOOL
; Interrupt type.
;CA1 flag bit.
;Branch if not CAl.
; Reset CA1 interrupit latch.
;Branch if roo. of
; - cycles not complete
;Reload start address for output data.
;CB1 flag bit.
;Wait for interrupts.
;Branch if not CB1.
;Reset CB1 interrupt latch.
    STA PMCO.
```

```
;Store interrupt vector.
```

;Store interrupt vector.
;Set interrupt sense.
;Set ports A \& B to output.
;Allow interrupts.
;Set bits to define output chammels.
;Configure syrich. Fulse - tist 4 of E.
;Output pulse to port A.
Synch. pulse duration 10 usecs.
;Erid syrich. pulse.

```
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{DATOUT;} \\
\hline & LDX & \#03 & ; Set ' \(X\) ' as rio. of outprut chaririels. \\
\hline & LDY & \#00 & ; Reset address offset. \\
\hline \multicolumn{4}{|l|}{LIOP;} \\
\hline & DEX & & \\
\hline & EPL & CONT & ; Eranch if more charinels to tie outrut. \\
\hline & FTI & & \\
\hline \multicolumn{4}{|l|}{CINT;} \\
\hline & LDA & OUITPUT, \(X\) & ; Select relevant outrut DAC. \\
\hline & STA & DEVICE & \\
\hline & LDA & (EAL), Y & ; Select correct data byte. \\
\hline & STA & OUT & ;uutput Eyte. \\
\hline & INC & EAL & \\
\hline & ENE & LIOP & \\
\hline & INC & EAH & \\
\hline & LDA & \#\#AO) & \\
\hline & CMP & EAH & ; Skif address trock AOX in memory. \\
\hline & ENE & LOMP & \\
\hline & LDA & \#\$E0) & \\
\hline & STA & EAH & \\
\hline & JMP & LEOP & ; Contirue loop. \\
\hline
\end{tabular}

\section*{UTILITIES}
\begin{tabular}{|c|c|c|}
\hline PRIFLG & =\$A411 & ; Define variatiles. \\
\hline CRCK & =\$EAご 4 & \\
\hline FEYTE & =\$E3FD & \\
\hline NUMA & =\$EA46 & \\
\hline ELANK2 & =\$E33B & \\
\hline DEEK 1 & =\$ED2C & \\
\hline EAL & =\$01 & \\
\hline EAH & \(=\$ 02\) & \\
\hline NUM & \(=\$ 03\) & \\
\hline TEMP & = \(\$ 04\) & \\
\hline DIJTDP & =\%EEFC & \\
\hline LL & =\$EGFE & \\
\hline FEDOUT & =\$E973 & \\
\hline PACK & =\$EAS 4 & \\
\hline M1 & \(=\$ 0\) ¢0\% & \\
\hline M2 & \(=\$ 050 \mathrm{~F}\) & \\
\hline MSG & \(=\$ 063 \mathrm{~F}\) & \\
\hline GETVAL & \(=\$ 06.4 E\) & \\
\hline ECDEIN & \(=\$ 06.6\) & \\
\hline NCYCLE & \(=\$ 00\) & \\
\hline piota & =\$5801 & \\
\hline DDFA & =\$5803 & \\
\hline PCF: & = \(\$ 560 \mathrm{C}\) & \\
\hline ACF & =\$580] & \\
\hline DELAY & \(=\$ E D 2 C\) & \\
\hline
\end{tabular}

\section*{D.VI Tape Reader Program Listing}

\section*{TAPE FEADEF：}
```

        *=$O112 TREAD (Start 'TREAD' program if 'FS' key fressed.
        *=末它家
        M1 ;Messages.
        .BYTE 'STAFT ADDFESS,'
        Mz
        .EYTE 'NO.OF CYCLES=,'
    TEEAD;
LDA \#OL
STA PFIFLG
JSF: CECK
LDX \#M1-MI
JSF: MSG
JSR FEGYTE
STA EA.H
JSR F:EYTE
STA EAL
LDY \#00
JSF: CRCK
LDX \#MZ-MI
JSF: GETVAL
JSR ECDEIN
ASL A
STA NCYCLE
LDA \#ÖO
STA DDFA
STA ACF
LDA \#$C:O
            LDY #OO
LOOP1;
            LDX #200
LODP2;
            LDA #$EO
STA PCR
LDA \#\$CO
STA PCF
JSF: DELAY
JSF DELAY
LDA PGRTA
STA (BAL),Y
INC: EPL
ENE STEST
INC EAH
STEST;
DEX
ENE - LOMPZ
DEC NCYCLE
ENE LDOPI
JMP TEEAD

```
```

DELAY;
JSR DEEK1 ;Delay loop used in 'TEEAD'
DEX
ENE DELAY
JMP LODP
MSG;
LDA M1,X ;Loof to outriut message rio. 1.
CMP \#','
EEQ EXIT
JSF DHITDP
INX
JMP MSG
EXIT;
FETS
GETVAL;
JSF: MSG ;Feads a d-byye hex. value
JSF: LL
JSE: FEDGUT
JSF: PACK
JSE: FEDOUIT
JSF: PACK
PHA
JSR CECK
PLA
RTS
BCDBIN;
PHA ;ECD to birary sutroutine.
AND \#末OF
STA TEMP
LDX \#04
J1;
PLA
DEX
GMI ANSWEF:
PHA
AND MASK,X
EEQ JI
LDA EINEQU,X
CLC
ADC TEMP
STA TEMP
JMP JI
ANSWER;
LDA TEMP
F:TS
MASK
-BYTE \$EO,\$40,\$20,\$10 ; ECD to timary masks.
BINEQV
.EYTE 80,40,20,10
.END

```

\section*{APPENDIX E}

SAFE START SEQUENCE FOR THE LABORATORY MODEL

Figure E1 gives a schematic of the complete laboratory model. The safe-start sequences to be followed for the protection of equipment and personnel was then:
(i) Ensure all switches and contactors open, GAIN and LEVEL adjust potentiometers set at zero, and VARIAC wound to zero secondary volts.
(ii) Start microprocessor cycling of stored data.
(iii) Close MAIN ISOLATOR.
(iv) Close SAFETY CONTACTOR.
(v) Increase GAIN adjust to maximum on power amplifiers.
(vi) Slowly increase VARIAC secondary voltage until \(\Delta V=0\).
(vii) Close SHORTING SWITCH.
(vifi) Increase LEVEL adjust until line current is of correct value.

The procedure is reversed for stopping the model's operation. Rapid isolation of all equipment could be achieved by pressing the emergency stop button.


FIG. E1: Laboratory model schematic

\section*{APPENDIX F}

\section*{SIX-PULSE TCR CONTROL PROGRAM}

\section*{F.I FireAsub.asm - Control Algorithm Compiler Listing}

\section*{ASM 8086／8088 （8560）}
\begin{tabular}{|c|c|}
\hline 1 & \\
\hline 2 & \\
\hline 3 & \\
\hline 4 & \\
\hline 5 & \\
\hline 7 & \\
\hline 7 & \\
\hline 8 & \\
\hline 9 & \\
\hline 10 & \\
\hline 11 & \\
\hline 12 & \\
\hline 13 & \\
\hline 14 & \\
\hline 15 & \\
\hline 16 & \\
\hline 17 & \\
\hline 13 & \\
\hline 19 & \\
\hline 20 & \\
\hline 21 & \\
\hline 22 & \\
\hline 23 & \\
\hline 24 & \\
\hline 25 & \\
\hline 23 & \\
\hline 27 & \\
\hline 28 & 0000000680368096 \\
\hline 29 & 0400000043308 \\
\hline 30 & 00000065 E5e \\
\hline 31 & E） 3000008 EAD日F8 \\
\hline 32 & 0008086E L： \\
\hline 33 &  \\
\hline 34 & 0000日日达 D2： \\
\hline 35 & 由6090日16 32E4 \\
\hline 36 & 08660912 if \\
\hline 37 &  \\
\hline 38 & 00000615 D2t \\
\hline 39 & 69900017 84FD日a \\
\hline 40 & 90000以1A 74， \\
\hline 41 & t」90041C＋ECU \\
\hline 42 & 0060．0．1E E9ッ4＊． \\
\hline 43 &  \\
\hline 47 &  \\
\hline 45 & ตงリ40日25 8nuc \\
\hline 46 &  \\
\hline 47 &  \\
\hline 48 & 0060062t： 2 ti \\
\hline 49 & ： 41960625 6303 \\
\hline 50 & 6088042F E9b4．．． \\
\hline 51 & ¢， \\
\hline 52 &  \\
\hline
\end{tabular}
\[
29-5 e p-3^{\text {Page }}+3: 3 n:=\frac{1}{5}
\]

NAME thuristor firing routine
NOLIST CO：
GLOEAL firAsur
coeal codebaseqq，dataeaseqr，constbasego
GSUME DS：DATAEASERE
ECTION pascalprocedure，CLASS＝INSTRQQ

```

; assembley routine to fire thyristor
:Called from main prog after voltage zero detected
;algorithm subtracts sine value from measured value and integrat=%
;resting value aqainst a luirifires thy. witen Jimit reached
;
; sily outputs a short pulse tor thyristor firing
; joop delay values set to values suitable ror nol compensator. Values
for the other two compensators must be set in fanj after douriloa.;
;
;positive half cucle
;!
firAsub
firel LEA SI, siñel
XOR EEX. EX
noU CH, f09H
start1
nou DX, £GF8GOH
OUT DX, कX
HoU CL. EAFH
SHR CL.Cl
Xibi mH, AH
may CL. E09H
HMY CL, EO9
SHK CL.LL
IMP CH. E\&GH
ME tsta
HEC,CH
TMF : < = 1.1
CMF HL. fe%H
IE <rill
\#;0 [L.. [:1]
CHF AL. -t
I6 neal
SU\& ml.. 的
addl
SHIF c:%
reg1 :uls CL,rit
H0U .l.C

```
```

; furistor firing routine

```
; furistor firing routine
;positive half cycle section
;positive half cycle section
:10ad address of adc
:10ad address of adc
; initiate cunverstmil
; initiate cunverstmil
;-gnversion delau
;-gnversion delau
=-t an to zero
=-t an to zero
; inmer samr.
; inmer samr.
: lomp delall to atwust sampling trequency
: lomp delall to atwust sampling trequency
; cine curve based ori 74 usecs 5ankil
; cine curve based ori 74 usecs 5ankil
:rO=t Hhuther ane of first nine samples
```

:rO=t Hhuther ane of first nine samples

```


```

:OHt =ample to ctect if rizar end of 1/2 cucle

```
:OHt =ample to ctect if rizar end of 1/2 cucle
:|N curtenc. Value of sine curve lron nemory
:|N curtenc. Value of sine curve lron nemory
;decolie thether?samtive sine. jimp t.0 oect
;decolie thether?samtive sine. jimp t.0 oect
:-- or it is.
:-- or it is.
; sutitra.t कifue tron, sumrle
; sutitra.t कifue tron, sumrle
:-1,9 difference tos surutation stare
```

:-1,9 difference tos surutation stare

```


```

;pur diflefent. ,orro-

```
```

;pur diflefent. ,orro-

```
） \(\begin{array}{ll}\text { ASM } & \text { B086／8988 } \\ \text { V01．18－38 } & \text {（B56 ）}\end{array}\)
29－Sep－83 Page 2

CMP BX，AX
JA sut 1
MOU \(A X, B X\)
SUE BX，AX
CMP SI，£1．69AH
JB next
CMP EX，£6390Н
Ja firea
InC SI
JthF 三tart1
MOU DX，fGFGGOH
MOU AL， E 0 CL
our DX，AL．
MOU CL，\(f 1\) E！
GHF CL，CL
MOU AL，fubiH
OUT DX，AL

Wh \(D X, A X\)
MOU CL，fict：1
SHR CL，CL
It AL．DX
CAP AL， f \＆日H
JA endl
firaz LEA SI，sine2．
XOF EX，EX
nov CH， A 19 H
MOV DX，fergeni
OUT DX，AX
MOU CL，f fir H
HKCL．CL
XDR Als．AH
It \(\mathrm{mL}, \mathrm{DX}\)
muv CL ．Ehsh
जhe CL，CL
\(\rightarrow\) かr
ME CETV

Jmi：1an
Cat al．£ £ 731
JA ent
LOEL A6O CL．LSL
Cfif an ： 1
11：ro．0s2


\(x: 10 \rightarrow \times, 1: x\)
outi SU：Bx．A
sul 11 ai
－14 Al ．Lt
；test \(A X\) against \(B X--i f\) AX \(3 B X\) make \(A X=B X\) so
；that EX is set to zero in the subtraction
；test SI for \(>1 / 4\) cycle
；sample again if \(5 i<1 / 4\) cycle
；test EX against limit
；jump to ifirea when limit exeeded
；update pointer to sine curve
：fire thyristor．．．one short pulse
；load ad：address and input sample
；heck tor zero crossing
：neg half cycle routine Easically same asc－
；－positive half cycle routine except－－
；－－\(\overline{-\quad o s i t i v e ~ c o n t r i b u t i o n ~ t o ~ s u m m a t i o n-~}\)
；－－stare results from AL teing …－
；－nuiterically snaller than sine curve－－
；－tio allot for fact that zero yolts－－－
；－－coriesponds to an ade output of 128.
；Bop delay to adiust sampling freqency
；s zne curve based of／4usecs sample tiag

）
\begin{tabular}{|c|c|c|}
\hline 105 & 000000a3 & 9306 \\
\hline 106 & 日月0日日0A5 & 81FE1F11 \\
\hline 107 & 000006A？ & 7268 \\
\hline 108 & ¢90000ab & 81FEC003 \\
\hline 109 & 00b000af & 7763 \\
\hline 116 & 600000E1 & 46 \\
\hline 111 & 00000日E2 & EERE \\
\hline 112 & 000000084 & EAOBFO \\
\hline 113 & \(000006 E 7\) & \(\mathrm{E0日2}\) \\
\hline 114 & 00000089 & EE \\
\hline 115 & 000000EA & E110 \\
\hline 116 & ¢00000EC & D2E9 \\
\hline 117 & 000000EE & E00\％ \\
\hline 118 & о曰日tooca & EE \\
\hline 119 & 00009051 & BAB6F3 \\
\hline 120 & 900000c4 & EF \\
\hline 121 & 000000c5 & Bier \\
\hline 122 & \(960000 c 7\) & D2E9 \\
\hline 123 & 000000c\％ & EC \\
\hline 124 & 0日g000ca & 3C80 \\
\hline 125 & 000000cc & \(72 F 3\) \\
\hline 126 & Eqgaboce & Eg2FFF \\
\hline 127 & \multirow[t]{12}{*}{00000001} & \multirow[t]{11}{*}{C20400} \\
\hline 128 & & \\
\hline 129 & & \\
\hline 139 & & \\
\hline 131 & & \\
\hline 132 & & \\
\hline 133 & & \\
\hline 134 & & \\
\hline 135 & & \\
\hline 136 & & \\
\hline 137 & & \\
\hline 133 & & \\
\hline 13．） & 06090060 & \begin{tabular}{l}
8285388A \\
908592yA
\end{tabular} \\
\hline & & \(877 \mathrm{ACC5F}\) \\
\hline \multirow{7}{*}{\(2+4\)
\(4-1\)} & & ก1 \\
\hline & \multirow[t]{3}{*}{90909060} & AJAGAdAE ADAFEZE－4 \\
\hline & & ÉçaEEED \\
\hline & & 3 F \\
\hline & 24069901A & CiC3C5C\％ Caceiver \\
\hline & &  \\
\hline & & 1.7 \\
\hline \multirow[t]{3}{*}{4.} & \multirow[t]{3}{*}{แแด64027} & DBUADEDD \\
\hline & & ESECESES \\
\hline & & \\
\hline \(\therefore 3\) & （2）\({ }^{\text {a }}\) & E8EBE9EA \\
\hline & & EAEBELE： \\
\hline
\end{tabular}

\title{
F202
\(29-5 e p-83\) 12：30：53
}
```

ADD BX,AX
CMP SI,£111FH
IB next2
CMP \&X, f003C0H
JA ifreb
INC SI
JMF startz
fireb mOU DX, £GFG日GH ;fire thyristor...one short pulse
MOV AL, EO2H
GUT DX,AL
M0% CL, f!日G
SIIR CL,CL
MOU AL, f:GGH
OHT DX, AL
mOU DX, fQFGOGA ; load adc address and input sample
0u! DX,AX
MOU LL, fGF:4
SHIE CL,CL
If Al, DX
Cimf AL, f:80H :chect: for pos going zero crossing--
Cmp AL, fBuH
JE en, वz
Ja|' firel

```
    RET EA
SECTION SAH88, COOST, CLASS=DATAQQ
                                    ; reference sine wave ... zero \(=127\)
                                    plus/minus 115
                                    first sample at \(100 \mathrm{u}=\)
                                    autsequerit dt \(=7\) hus
                                    pt 5 per
        \(341,133,136,138,141,143,146,146,151,154,156,159,161\)
ETE \(\quad i, 3,156.163,171,175,175,178,164,182,184,137,169,191\)

t:7 \(1: \quad 16.18,214,221.222,223.225 .226 .227 .223,229,234,231\)
2.2. 232, 255, 234, 234, 235, 235, 236, 236, 236, 237, 237, 237
```

)
ASM ( 8686/808
)
ECECEDED
ED
) 144 00000041 EDEDEDED
EDECECEC
EBEEEAEA
E.
145 G000004E EBETEGEG
ESE4E3E1
EGDFDEDC
DE
146 H000005E D9D8DSDS
D908D6D5
D3D2
cccacace
CA
147 506000068
C2COBEEC
B1 AF ACAA
A7
148 H0000075 ASA3A09E
9E999694
918E8C89
87
60000082 84827F
151
152 60000085 7C797674
76F6C6A
6764625F
OSA
153 400000093 5856535
4F4C4A4:
4.543413F
30
154 ตดН日0045 3E393735
33312F21
2C2A2F27
26
24232126
IFID1C1E
1A|gral
27-5ep-83 12:30:53

EYTE $237,237,237,237,237,236,236,236,235,235,234,234,233$

BYTE 232, 231, 230, 234, 229, 228, 227, 225, 224, 223, 222, 220, 219

BYTE $217,216,214,213,211,216,298,206,204,202,200,198,196$

11E 194,192,199,138,136,184,182,179,177,175,172,179,167

IुYTE $16{ }^{5} 5,163.1664,158,155,153,150,149,145,142,140,137,135$
EYTE 12. 130.127

GYTE $124,121,113,116,113,111,108,106,163,100,98,95,93,96$

EYTE $8.8,86,83,81,79,76,74,72,76,6 / .65,63,6$

BYTE 5\%, 57, 55,53,51, 49, 47, 45, 44, 42, 41, 39, so

BYE 36, 35, 33, 32, 31,29,28, 27, 26.25, :4, 23,22

LYTE
:TE

GYt $\quad \because 3,24,24,25,26,27,29,34,31,32,34,35,37$

## ASM 8086/8088 <br> U1.18-38 (8560)

159 H00000E1 25252928 2C2E3日32 3436383 A
3E
160 000000EE $\begin{aligned} & 3 \mathrm{~L} \\ & 3 \mathrm{E} 404244 \\ & 46484 \mathrm{E} \div \mathrm{D} \\ & 4 \mathrm{~F} 25457\end{aligned}$
160 000000EE $\begin{aligned} & 3 \mathrm{~L} \\ & 3 \mathrm{E} 404244 \\ & 46484 \mathrm{E} \div \mathrm{D} \\ & 4 \mathrm{~F} 25457\end{aligned}$ 5
SESE6063 65686A60 70727577 7 A
16290909108 7C7F
163
164
165
166
167

29-5ep-83 12:30:53

BYTE $38,49,41,43,44,46,48,50,52,54,56,58,60$

GYTE $62,64,66,68,70,72,75,77,79,82,84,87,89$

SYTE 91,94,96,99, 101, 184, 106, 169, 112, 114, 117, 119, 122

EYTE

```
ASM 8086/8088 SYMEOL TABLE
    29-Sep-83 12:30:53
01.1.8-38 (8560)
Section = SDK88. CONST, Class = DATARO, Aligned to 00000010, Size= 000G01bA
)
```



```
)
Section = FASCALPROCEDURE, Class = INSTRQQ, Aligned to 00000010, Size=00000004
```



ADD2－…－．．．．．．．．．．．．．．－6000000A3 END 2 － FIREA－…－－－－－－－ START－ TSTA－－－－－－－－．－ SSTA－－－．－．
 FIRES－…－－－－－－－－－－ NEXART 2 TSTE－．．．．．．．．．．．．．．．．．．．．．．．－ 0 －

```
\begin{tabular}{|c|c|}
\hline Ont2 & 60000005 \\
\hline FIFE： & －000008ea \\
\hline 1 AE1 & －－000000025 \\
\hline dext？ & －90900081 \\
\hline SUE 1 & －0000003 \\
\hline
\end{tabular}
```

```
167 Lines iram
```

```
167 Lines iram
```

```
167 Lines iram
```

```
167 Lines iram
    167 Llmes Frocessed
    167 Llmes Frocessed
    167 Llmes Frocessed
    167 Llmes Frocessed
    (3) treors
```

```
```

    (3) treors
    ```
```

```
    (3) treors
```

```
```

    (3) treors
    ```
```

```

\section*{Tribound Globals}
\(\qquad\)

Section \(=\%\) FIREAOEJ，filigned to 0000bele，Size \(=\) EMFTY
，

CODEBASEQQ－－．．．－．－． 900000000
        4,
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{Sample} & \multicolumn{3}{|c|}{cont'd} & \multicolumn{3}{|c|}{cont'd} & \multicolumn{3}{|c|}{cont'd} \\
\hline \[
\begin{aligned}
& \text { No. } \\
& \text { dec. }
\end{aligned}
\] & hex. & \[
\begin{aligned}
& \text { VR } \\
& \text { dec. }
\end{aligned}
\] & dec. & hex. & dec. & dec. & & dec. & dec. & hex. & dec. \\
\hline 0 & 1058 & 130 & 35 & 1078 & 210 & 70 & 109E & 236 & 105 & 1001 & 192 \\
\hline 1 & 1059 & 133 & 36 & 107C & 212 & 71 & 1097 & 236 & 106 & 1002 & 190 \\
\hline 2 & 105A & 136 & 37 & 1070 & 213 & 72 & 10A0 & 236 & 107 & 1003 & 138 \\
\hline 3 & 1053 & 138 & 38 & 107E & 215 & 73 & 10A1 & 235 & 108 & 1004 & 186 \\
\hline 4 & 105C & 141 & 39 & 107F & 216 & 74 & 10A2 & 235 & 109 & 1005 & 184 \\
\hline 5 & 1050 & 143 & 40 & 1080 & 218 & 75 & 1043 & 234 & 110 & 1006 & 182 \\
\hline 6 & 105E & 146 & 41 & 1081 & 219 & 76 & 10A4 & 234 & 111 & 1007 & 179 \\
\hline 7 & 105F & 148 & 42 & 1082 & 221 & 77 & 10A5 & 232 & 112 & 1008 & 177 \\
\hline 8 & 1060 & 151 & 43 & 1083 & 222 & 78 & 1046 & 232 & 113 & 1009 & 175 \\
\hline 9 & 1061 & 154 & 44 & 1084 & 223 & 79 & 10A7 & 231 & 114 & 10CA & 172 \\
\hline 10 & 1062 & 156 & 45 & 1085 & 225 & 80 & 10A8 & 230 & 115 & 10 CB & 170 \\
\hline 11 & 1063 & 159 & 46 & 1086 & 226 & 81 & 10A9 & 230 & 115 & 10CC & 157 \\
\hline 12 & 1064 & 161 & 47 & 1087 & 227 & 82 & 10AA & 229 & 117 & 1000 & 165 \\
\hline 13 & 1065 & 163 & 48 & 1088 & 228 & 83 & 10AB & 228 & 118 & 10CE & 163 \\
\hline 14 & 1066 & 166 & 49 & 1089 & 229 & 84 & 10AC & 227 & 119 & 10CF & 160 \\
\hline 15 & 1067 & 168 & 50 & 108A & 230 & 85 & 10AO & 225 & 120 & 1000 & 158 \\
\hline 16 & 1068 & 171 & 51 & 1083 & 231 & 86 & 10AE & 224 & 121 & 1001 & 155 \\
\hline 17 & 1069 & 173 & 52 & 108C & 232 & 87 & 10AF & 223 & 122 & 1002 & 153 \\
\hline 18 & 106A & 175 & 53 & 1080 & 232 & 88 & 1080 & 222 & 123 & 1003 & 140 \\
\hline 19 & 106B & 178 & 54 & 108E & 233 & 89 & 1081 & 220 & 124 & 1004 & 148 \\
\hline 20 & 106C & 130 & 55 & 108F & 234 & 90 & 1082 & 219 & 125 & 1005 & 145 \\
\hline 21 & 1060 & 182 & 56 & 1090 & 234 & 91 & 1083 & 217 & 126 & 1006 & 142 \\
\hline 22 & 106E & 184 & 57 & 1091 & 235 & 92 & 1084 & 216 & 127 & 1007 & 130 \\
\hline 23 & 106F & 187 & 58 & 1092 & 235 & 93 & 1085 & 214 & 128 & 1008 & 137 \\
\hline 24 & 1070 & 189 & 59 & 1093 & 236 & 94 & 1086 & 213 & 129 & 1009 & 135 \\
\hline 25 & 1071 & 191 & 60 & 1094 & 236 & 95 & 1087 & 211 & 130 & 100. & 132 \\
\hline 26 & 1072 & 193 & 61 & 1095 & 236 & 96 & 1083 & 210 & 131 & 1008 & 130 \\
\hline 27 & 1073 & 195 & 62 & 1096 & 237 & 97 & 1089 & 208 & 132 & 100C & 127 \\
\hline 28 & 1074 & 197 & 63 & 1097 & 237 & 98 & 108A & 206 & & & \\
\hline 29 & 1075 & 199 & 64 & 1098 & 237 & 99 & 108B & 204 & & & \\
\hline 30 & 1076 & 201 & 65 & 1099 & 237 & 100 & 108C & 202 & & & \\
\hline 31 & 1077 & 203 & 66 & 109A & 237 & 101 & 1000 & 200 & & & \\
\hline 32 & 1078 & 205 & 67 & 109B & 237 & 102 & 10be & 198 & & & \\
\hline 33 & 1079 & 207 & 68 & 109 C & 237 & 103 & 108f & 196 & & & \\
\hline 34 & 107A & 208 & 69 & 1090 & 237 & 104 & 1000 & 194 & & & \\
\hline
\end{tabular}
F.II SINE1: Positive half-cycle reference sinusoid
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{Sample} & \multicolumn{3}{|c|}{cont'd} & \multicolumn{3}{|c|}{cont'd} & \multicolumn{3}{|c|}{cont'd} \\
\hline No. dec. & Address hex. & \[
\begin{aligned}
& \text { VR } \\
& \text { dec. }
\end{aligned}
\] & dec. & & dec. & dec. & & dec. & dec. & & dec. \\
\hline 0 & 1000 & 124 & 35 & 1110 & 44 & 70 & 1133 & 13 & 1.55 & 1156 & 62 \\
\hline 1 & 100E & 121 & 36 & 1111 & 42 & 71 & 1134 & 236 & 108 & 1157 & 64 \\
\hline 2 & 100F & 118 & 37 & 1112 & 41 & 72 & 1135 & 236 & 107 & 1158 & 66 \\
\hline 3 & 10EO & 116 & 38 & 1113 & 39 & 73 & 1136 & 235 & 108 & 1159 & 58 \\
\hline 4 & 1051 & 113 & 39 & 1114 & 38 & 74 & 1137 & 235 & 109 & 115A & 70 \\
\hline 5 & 10 E 2 & 111 & 40 & 1115 & 36 & 75 & 1138 & 234 & 110 & 115B & 72 \\
\hline 6 & 10 E 3 & 108 & 41 & 1116 & 35 & 76 & 1139 & 234 & 111 & 115C & 75 \\
\hline 7 & 10 E 4 & 106 & 42 & 1117 & 33 & 77 & 113A & 232 & 112 & 1150 & 77 \\
\hline 8 & 10 E 5 & 103 & 43 & 1118 & 32 & 78 & 113B & 232 & 113 & 115E & 79 \\
\hline 9 & \(10 \mathrm{E6}\) & 100 & 44 & 1119 & 31 & 79 & 1136 & 231 & 114 & 115 F & 82 \\
\hline 10 & \(10 \mathrm{E7}\) & 98 & 45 & 111A & 29 & 80 & 1130 & 230 & 115 & 1160 & 84 \\
\hline 11 & 10 ES & 95 & 46 & 1118 & 28 & 81 & 113E & 230 & 116 & 1151 & 87 \\
\hline 12 & 10E9 & 93 & 47 & 111C & 27 & 82 & 113F & 229 & 117 & 1162 & 89 \\
\hline 13 & 10EA & 90 & 48 & 1110 & 26 & 83 & 1140 & 228 & 118 & 1163 & 91 \\
\hline 14 & 10EB & 88 & 49 & 1115 & 25 & 84 & 1141 & 227 & 119 & 1164 & 94 \\
\hline 15 & 10EC & 86 & 50 & 111F & 24 & 85 & 1142 & 225 & 120 & 1165 & 96 \\
\hline 16 & 10ED & 83 & 51 & 1120 & 23 & 86 & 1143 & 224 & 121 & 1166 & 99 \\
\hline 17 & 10EE & 81 & 52 & 1121 & 22 & 87 & 1144 & 223 & 122 & 1167 & 101 \\
\hline 18 & 10EF & 79 & 53 & 1122 & 22 & 88 & 1145 & 222 & 123 & 1168 & 104 \\
\hline 19 & 1100 & 76 & 54 & 1123 & 21 & 89 & 1146 & 220 & 124 & 1169 & 106 \\
\hline 20 & 1101 & 74 & 55 & 1124 & 20 & 90 & 1147 & 219 & 125 & 116A & 109 \\
\hline 21 & 1102 & 72 & 56 & 1125 & 20 & 91 & 1148 & 217 & 126 & 1168 & 112 \\
\hline 22 & 1103 & 70 & 57 & 1126 & 19 & 92 & 1149 & 216 & 127 & 116 C & 114 \\
\hline 23 & 1104 & 67 & 58 & 1127 & 19 & 93 & 114A & 214 & 128 & 1160 & 117 \\
\hline 24 & 1105 & 65 & 59 & 1128 & 18 & 94 & 1148 & 213 & 129 & 116E & 122 \\
\hline 25 & 1106 & 63 & 60 & 1129 & 18 & 95 & 114C & 211 & 130 & 116F & 124 \\
\hline 26 & 1107 & 61 & 61 & 112A & 18 & 96 & 1140 & 210 & 131 & 1170 & 130 \\
\hline 27 & 1108 & 59 & 62 & 1128 & 17 & 97 & 114 E & 208 & 132 & 1171 & 127 \\
\hline 28 & 1109 & 57 & 63 & 112C & 17 & 98 & 114F & 206 & & & \\
\hline 29 & 110A & 55 & 64 & 1120 & 17 & 99 & 1150 & 204 & & & \\
\hline 30 & 1108 & 53 & 65 & 112E & 17 & 100 & 1151 & 202 & & & \\
\hline 31 & 110 C & 51 & 66 & 112F & 17 & 101 & 1152 & 200 & & & \\
\hline 32 & 1100 & 49 & 67 & 1130 & 17 & 102 & 1153 & 198 & & & \\
\hline 33 & 110E & 47 & 68 & 1131 & 17 & 103 & 1154 & 196 & & & \\
\hline 34 & 110F & 46 & 69 & 1132 & 17 & 104 & 1155 & 194 & & & \\
\hline
\end{tabular}
F.III SINE2: Negative half-cycle reference sinusold

\section*{APPENDIX G}

SPECAN.FORTRAN - A SPECTRUM ANALYSIS PACKAGE PROGRAM LISTING

\section*{G.I Spectral Analysis Program Overview}

The main SPECAN program is used for handling and manipulation of data to enable it to be used as a general program suited to input data with varying characteristics.

The number of time-series data samples was required to be \(2^{N}\), and an equivalent number of frequency blocks were returned from the FFT subroutine 'FRXFM' within the range \(0-F_{s} H z\), where \(F_{s}=1 / \Delta t\), the sampling frequency. Only the lower half of this frequency domain data could be used - that below the Nyquist frequency \(F_{N}=1 / 2 \Delta t\).

The frequency range of power spectral density that could be studied was therefore simply a function of the input data sampling frequency \(F_{s}\).
\(\Delta t\) for most of the data studied was fixed at 800 microseconds, giving \(F_{N}=F_{s} / 2=625 \mathrm{~Hz}\).

The resolution into frequency blocks within this range was then a function of the total number of time series samples input to the program.

Table G1 shows how the output frequency range and resolution vary with input time series data sampling frequency \(F_{5}\), and total number of samples \(2^{N}\).

2048 samples were always used, giving \(N=11\) and a resolution of 0.6 Hz per block in the output frequency range to 625 Hz .

Figure G1 shows how the main 'SPECAN' program utilised a run-time library of compiled subroutines 'FRXFM', 'BLOCK' and 'HAN'.
'BLOCK' rearranges the frequency components output from 'FRXFM' into their correct consecutive sequence.

Hertz
\begin{tabular}{|c|c|c|c|}
\cline { 3 - 4 } \multicolumn{1}{c|}{} & \multicolumn{3}{|c|}{ Hertz } \\
\begin{tabular}{c} 
Sampling \\
Frequency \(\mathrm{F}_{\mathrm{s}}\)
\end{tabular} & 2500 & 1250 & 625 \\
\hline \begin{tabular}{c} 
frequency \\
span \\
rasulting
\end{tabular} & \(0-1250\) & \(0-625\) & \(0-312\) \\
\cline { 1 - 1 } \begin{tabular}{l} 
Number of \\
samples \(N_{s}\)
\end{tabular} & & & \\
\hline 1024 & 2.44 & 1.22 & 0.61 \\
\hline 2048 & 1.22 & 0.61 & 0.31 \\
\hline 4096 & 0.61 & 0.31 & 0.15 \\
\hline
\end{tabular}

TABLE G1 : FFT output frequency range and resolution.


COMPILED SUBROUTINES IN TEXT LIBRARY'SPECLIB'

FIG. G1 : SPEJRUM ANALYSIS PROGRAM STRUC TURE
'HAN' introduces a Hanning smoothing window which takes the form of a cosine 'half-bell' at each end of the data span. This reduces errors over the whole frequency span which may be caused by end-effects from the start and end of the time-series data.

The FORTRAN program listings for SPECAN, FRXFM, BLOCK and HAN are given in Sections G.II, G.III, G.IV and G.V respectively.

\section*{G.IL 'SPECAN' Program Listing}



```

CALL CTRMAG(10)
CALL PLOTCS (XCH,YCH,36H
PEO2530
FREQUENCY ( HZ ),36)
CALI CTRMAG(10)
CALI PLOTCS (0.98,0.95,TITLE,64)
CALL CTRMAG(20)
CALL PLOTCS ( $0.65,0.70,13 H P O W E R$ SPECTRA,13)
CALL CTRMAG(8)
CALL PLOTCS $(0.560,0.95,5 \mathrm{H} 10.0,5)$
CALL PLOTCS ( $0.520,0.95,5 \mathrm{H} \quad 0.0,5$ )
CALL PLOTCS $(0.480,0.95,5 \mathrm{H}-10.0 .5)$
CALL PLOTCS $(0.440,0.95,5 \mathrm{H}-20.0,5)$
CALL PLOTCS $(0.400,0.95,5 \mathrm{H}-30.0,5)$
CALL PLOTCS $(0.360,0.95,5 \mathrm{H}-40.0,5)$
CALL PLOTCS ( $0.320,0.95,5 \mathrm{H}-50.0,5$ )
CALL PLOTCS $(0.280,0.95,5 \mathrm{H}-60.0,5)$
CALL PLOTCS ( $0.240,0.95,5 \mathrm{H}-70.0,5$ )
CALL PLOTCS ( $0.200,0.95,5 \mathrm{H}-80.0,5$ )
CALL CTRORI (0.0)
CALL CTRMAG(10)
50 CONTINUE
CALL GREND
ENDBLK=NBLKH
CALL PAPER(1)
CALL CSPACE ( $0.0,0.0,0.0,0.0$ )
ENDYM=0.5*(FLOAT(ENDBLK)/1024.0) . SPE02850
WRITE(2,*) ENDBLK,ENDYM
CALL MAP(-80.0,10.0,ENDYM,0.0) SPE02870
CALL CTRFNT(1)
CALL CTRMAG(10)
SPE02880
SPE02890
SPEO2900
SPE02910
THE FOLLOWING PRAMETERS SET THE MATHEMATICAL SPACE FOR THE SPE02920
POWER SPECTRUM PLOT. SPE02930
SPE02940
YSM DICTATES THE RANGE OF NORMALISED FREQUENCY PLOTTED--ITS SPE02950
MAXIMUM ALLOWABLE VALUE IS 0.5. (NYQUIST LIMIT) SPE02960
xSM=-rlOAT(80)
$\mathrm{XSM} 2=10.0$ SPE03010
MSM1=0.5 SPE03010
SPE03030
DEI=Y(2)-Y(1) SPE03040
CALL POSITN(XSM1,0.0) SPE03050
MARK=0 SPE03060
XP=XSM1
IF(X(1).EQ.0.0) GO TO 69 SPEO3080
XP=10.0*ALOG10(X(1)/XMX) SPE03090
IF(XP.LT.XSM2) GO TO 70 SPE03110
MARK=MARK+1 SPE03120
-
YV(1)=Y(1) SPE03140
XV(1)=XP
SPEO3150
GO TO 72 SPE03160
70 IF(XP.GT.XSM1) GO TO 72 SPEO3170
MARK=MARK+1 SPE03180
XP=XSM1 - SPE03190
YV(1)=Y(1) SPE03200
XV(1)=XP SPE03210
2 CALL JOIN(XP,YP) SPEO3220
YP=Y(1)+DEL/2.0 SPEO3230
CALL JOIN(XP,YP)
SPE03240
SPE03250
THE LOOP TO 80 PLOTS THE BLOCKS IN THE F-DOMAIN AFTER THE SPE03260
USUALLY THE UPPER LIMIT WOULD BE SIMPLY NBLK--BUT FOR THIS
PLOT IT IS NBLKH AS SET ABOVE.
DO 80 I=2,ENDBLK
IF(X(I).GT.0.0) GO TO }7
XP=XSM1
GO TO }7
SPE03270
SPE03280
SPE03290
SPE03300
SPE03310
SPE03320
SPE03330
SPE03340
SPE03350
3 XP=10.0*ALOG10(X(I)/XMX) SPE03360
IF(XP.LT.XSM2) GO TO 74 SPEO3370
MARK=MARK+1 SPE03380
XP=XSM2
SPE03380
XV (MARK) =XP
SPE03400
YV(MARK)=Y(I)
SPE03410
GO TO 76
SPE03410
IF(XP.GT.XSM1) GO TO 76 SPEO3430

```


\section*{G.III 'FRXFM' Program Listing}

FILE: FRXFM FORTRAN AI (EE68 )
\begin{tabular}{|c|c|c|}
\hline & SUBROUTINE FRXFM (N2POW, NTHPOW, X, Y) & FRX00010 \\
\hline & REAL X(NTHPOW), Y(NTHPOW), I,I1,12,13,14 & FRX00020 \\
\hline & INTEGER PASS,SEQLOC,L(13) & FRX00030 \\
\hline & EQUIVALENCE (L13,L(1)), (L12,L(2)), (L11,L(3)), (L10,L(4)), & FRX00040 \\
\hline & 1 (L9,L(5)), (L8,L(6)), (L7,L(7)), (L6,L(8)), (L5,L(9)), & FRX00050 \\
\hline & 2 (L4,L(10)), (L3,L(11)), (L2,L(12)), (L1,L(13)) & FRX00060 \\
\hline & N4POW=N2POW/2 & FRX00070 \\
\hline & IF (N4POW.EQ.O) GO TO 3 & FRX00080 \\
\hline & DO 2 PASS \(=1, \mathrm{~N} 4 \mathrm{POW}\) & FRX00090 \\
\hline & NXTLTH \(=2\) ** ( 2 POW-2*PASS) & FRX00100 \\
\hline & LENGTH 4 \% \({ }^{\text {NXTLTH }}\) & FRX00110 \\
\hline & SCALE \(=6.283185307 /\) FLOAT (LENGTH) & FRXOO120 \\
\hline & DO \(2 \mathrm{~J}=1\), NXTLTH & ERX00130 \\
\hline & ARG=FLOAT (J-1)*SCALE & ERX00140 \\
\hline & \(\mathrm{Cl}=\mathrm{COS}\) (ARG) & FRX00150 \\
\hline & S1=SIN(ARG) & FRXOO 160 \\
\hline & \(\mathrm{C} 2=\mathrm{C} 1 * \mathrm{C} 1-\mathrm{S} 1 * \mathrm{~S} 1\) & FRXOO170 \\
\hline & S2 \(=\) C \(1 *\) S \(1+\mathrm{C} 1 * S 1\) & FRX00180 \\
\hline & C3=C1*C2-S1*S2 & FRX00190 \\
\hline & S3=C2*S1+S2*C1 & FRX00200 \\
\hline & DO 2 SEQLOC=LENGTH, NTHPOW, LENGTH & FRX00210 \\
\hline & \(\mathrm{J} 1=\) SEQLOC - LENGTH+J & FRX00220 \\
\hline & \(\mathrm{J} 2=\mathrm{J} 1+\mathrm{NXTLTH}\) & FRX00230 \\
\hline & \(J 3=\mathrm{J} 2+\mathrm{NXTLTH}\) & FRX00240 \\
\hline & \(\mathrm{J} 4=\mathrm{J} 3+\mathrm{NXTLTH}\) & ERX00250 \\
\hline & R1 \(=\) X (J1) +X (J3) & FRX00260 \\
\hline & R2=X(J1)-X(J3) & FRX00270 \\
\hline & \(\mathrm{R} 3=\mathrm{X}\) (J2) +X (J4) & FRX00280 \\
\hline & R4 \(=\mathrm{X}\) (J2)-X(J4) & FRX00290 \\
\hline & \(\mathrm{I} 1=\mathrm{Y}\) (J1) +Y (J3) & FRX00300 \\
\hline & \(\mathrm{I} 2 \times \mathrm{Y}\) (J1)-Y(J3) & FRX00310 \\
\hline & \(\mathrm{I} 3 \times \mathrm{Y}\) (J2) +Y (J4) & FRX00320 \\
\hline & \(\mathrm{I} 4=\mathrm{Y}(\mathrm{J} 2)-\mathrm{Y}(\mathrm{J} 4)\) & FRX00330 \\
\hline & \(X(J 1)=R 1+R 3\) & FRX00340 \\
\hline & \(Y(J 1)=11+13\) & FRX00350 \\
\hline & IF(J.EQ.1) GO TO 1 & FRX00360 \\
\hline & \(\mathrm{X}(\mathrm{J} 3)=\mathrm{C} 1 *\) (R2-I4)-S1* (12+R4) & FRX00370 \\
\hline & \(\mathbf{Y}(\mathrm{J} 3)=S 1 *(\mathrm{R} 2-\mathrm{I} 4)+\mathrm{C} 1 *(\mathrm{I} 2+\mathrm{R} 4)\) & FRX00380 \\
\hline & \(X(J 2)=C 2 *\) (R1-R3)-S2* (11-13) & FRX00390 \\
\hline & \(\mathbf{Y}(\mathrm{J} 2)=\mathrm{S} 2^{*}(\mathrm{R} 1-\mathrm{R} 3)+\mathrm{C} 2^{*}(11-13)\) & FRX00400 \\
\hline & X (J4) \(=\) C3* \({ }^{\text {(R2+I4 }}\) ) -S3* (12-R4) & FRX00410 \\
\hline &  & FRX00420 \\
\hline & GO TO 2 & FRX00430 \\
\hline & X(J3) \(=\) R2-14 & FRX00440 \\
\hline & \(Y(J 3)=12+R 4\) & FRX00450 \\
\hline & \(X(J 2)=R 1-R 3\) & FRX00460 \\
\hline & \(Y(J 2)=11-13\) & FRX00470 \\
\hline & \(\mathrm{X}(\mathrm{J} 4)=\mathrm{R} 2+14^{\text {, }}\) & FRX00480 \\
\hline & \(\mathrm{Y}(\mathrm{J} 4)=12-\mathrm{R} 4\) & FRX00490 \\
\hline & CONTINUE & FRX00500 \\
\hline & IF (N2POW.EQ.2*N4POW) GO TO 5 & FRX00510 \\
\hline & DO \(4 \mathrm{~J}=1\), NTHPOW, 2 & FRX00520 \\
\hline & \(\mathrm{R}=\mathrm{X}(\mathrm{J})+\mathrm{X}(\mathrm{J}+1)\) & FRX00530 \\
\hline & \(X(J+1)=X(J)-X(J+1)\) & FRX00540 \\
\hline & \(X(J)=R\) & FRX00550 \\
\hline & \(\mathrm{I}=\mathrm{Y}(\mathrm{J})+\mathrm{Y}(\mathrm{J}+1)\) & FRX00560 \\
\hline & \(Y(J+1)=Y(J)-Y(J+1)\) & FRX00570 \\
\hline & \(Y(J)=I\) & FRX00580 \\
\hline & DO \(6 \mathrm{~J}=1,13\) & FRX00590 \\
\hline & \(L(J)=1\) & FRX00600 \\
\hline & IF (J.LE.N2POW) L(J) \(=2\) ** (N2POW+1-J) & FRX00610 \\
\hline & \(1 \mathrm{~J}=1\) & FRX00620 \\
\hline & DO \(7 \mathrm{~J} 1=1, \mathrm{~L} 1\) & FRX00630 \\
\hline & DO \(7 \mathrm{~J} 2=\mathrm{J} 1, \mathrm{~L} 2, \mathrm{~L} 1\) & FRX00640 \\
\hline & DO \(7 \mathrm{~J} 3=\mathrm{J} 2, \mathrm{~L} 3, \mathrm{~L} 2\) & FRX00650 \\
\hline & DO \(7 \mathrm{~J} 4=\mathrm{J} 3, \mathrm{~L} 4, \mathrm{~L} 3\) & FRX00660 \\
\hline & DO 7 J5=J4,L5,L4 & FRX00670 \\
\hline & DO 7 J6=J5,L6,L5 & FRX00680 \\
\hline & DO \(7 \mathrm{~J} 7=\mathrm{J6,L7}, \mathrm{~L} 6\) & FRX00690 \\
\hline & DO \(7 \mathrm{J8=37,L8,L7}\) & FRX00700 \\
\hline & DO 7 J9=J8,L9,L8 & FRX00710 \\
\hline & DO \(7 \mathrm{~J} 10=\mathrm{J9}, \mathrm{~L} 10, \mathrm{~L} 9\) & FRX00720 \\
\hline & DO 7 J11=J10,L11,L10 & FRX00730 \\
\hline & DO \(7 \mathrm{~J} 12=\mathrm{J} 11, \mathrm{~L} 12, \mathrm{~L} 11\) & FRX00740 \\
\hline & DO \(7 \mathrm{JI}=\mathrm{J} 12, \mathrm{~L} 13, \mathrm{~L} 12\) & FRX00750 \\
\hline & IF(IJ.GE.JI) GO TO 7 & FRX00760 \\
\hline & \(\mathrm{R}=\mathrm{X}\) (IJ) & FRX00770 \\
\hline & X(IJ) \(=\) X(JI) & FRX00780 \\
\hline & X(JI) \(=\) R & FRX00790 \\
\hline & \(I=Y(I J)\) & FRX00800 \\
\hline & \(Y(I J)=Y(J I)\) & FRXOO810 \\
\hline & \(Y(J I)=I\) & FRXOO820 \\
\hline & IJ \(=1 J+1\) & FRX00830 \\
\hline & RETURN & FRX00840 \\
\hline & END & FRX00850 \\
\hline
\end{tabular}

\section*{G.IV 'BLOCK' Program Listing}

G.V 'HAN' Program Listing
```

SUBROUTINE HAN(NTHPOW,X,Y)
HANOOO1O

```
C HANS FRXFM COEFFS IN ARRAYS X,Y GIVEN IN USUAL FORM ABOUT HANOOO20
C HANS FRXFM COEFFS IN ARRAYS X,Y GIVEN IN USUAL FORM ABOUT RANO0020
C FOLDING FREQUENCY. SIGNAL POWER REDUCED BY 3/8. HANO0030
    DIMENSION X(NTHPOW), \(Y\) (NTHPOW) HAN00040
    \(X 1=0.5 *(X(1)-X(2))\) HANOOO50
    \(Y 1=0.5 * Y(1)\)
    \(X N=0.5 * X(\) NTHPOW \()=0.25^{*}(X(\) NTHPOW -1\()+X(1))\)
    \(Y N=0.5 * Y(\) NTHPOW \()-0.25 *(Y(N T H P O W-1)+Y(1))\) HANOOO80
    JLST=NTHPOW-1 HAN00090
    \(\mathrm{XB}=\mathrm{X}(1)\)
    \(Y B=Y(1)\)
    DO \(1 \mathrm{~J}=2\),JLST HANOO120
    \(X A=X(J)\)
    \(Y A=Y(J)\)
    \(X(J)=0.5 * X(J)=0.25 *(X B+X(J+1))\)
    \(Y(J)=0.5 * Y(J)=0.25^{*}(Y B+Y(J+1))\) HANOO160
    \(X B=X A\)
    \(1 \mathrm{YB}=\mathrm{YA}\)
    \(X(1)=X 1\)
    \(Y(1)=Y 1\)
    \(X(\) NTHPOW \()=X N\)
    \(Y(N T H P O W)=Y N\)
    RETURN
    - HANOOO60
    \(Y B=Y(1) \quad\) HAN00110
    HANOO130
    KANOO140
    \(X(J)=0.5 * X(J)-0.25 *(X B+X(J+1))\) HAN00150
    hav00170
    HANOO180
    HANOO180
HANOO190
    HANOO200
    HANOO2 10
    END
    HANOO230
    HANOO240

DATA LOGGING

\section*{H.I Twelve-Bit Data Logging}

It was required that the mainframe computer could be used for storage and subsequent analysis of the test results obtained using the laboratory compensator. Section 4.2 .2 showed that 8 -bit digital sampling of voltage waveforms would not be able to accurately measure the small level of voltage disturbances that would just cause annoying lamp flicker.

To be able to measure the compensator's performance more effectively, a three channel data-logger incorporating three 12-bit ADCs was constructed. Sampling and immediate storage of data was controlled by an SDK-88 microprocessor development kit similar to that used in the TCR compensators (Part 4.2).

Data logging for any particular cycle of the arc furnace model's operation was initiated by the 10 microsecond synchronising pulse output from the AIM-65 microcomputer system.

A software sample loop delay time was incorporated into the controlling assembler language program 'sampsub', fixing the sampling interval for all three channels to 800 microseconds. The full program listing is given in H.II.

\section*{H.II 12-Bit ADC Sampling Program}

i) 44090010 E5日F
42 の日B00日12 Eह日日.
HHGOQ015 EAOQFA
00060613
H4459019 EAEOFC
H4650日G19 EAもGFC
0006 hal:
(H6900日11) EAG日FE
0006402; :
a)
2 ด000982 E12F
ตอ006ย2.3 D 2

Mil sunchronised sampling routine
NOL L： 1 Li：
GLOEAL 5 anpsui
CODEAL
CODESEQ DATABASERQ，CONSTEASERQ
©SUME DS：DATABASEQQ
iCllon pascalprocedure，CLASS＝1NSTRQQ

```

```
; assembler routine to sample from 3 12-bit adcs at addresses FAOB,FCOM
```

```
; assembler routine to sample from 3 12-bit adcs at addresses FAOB,FCOM
; and FEOQ. Sampling is initiated by a Sv level on l, s,b. of FORT A of
; and FEOQ. Sampling is initiated by a Sv level on l, s,b. of FORT A of
;日2st; PFI, the Sv level should last for at least 2bu%.
;日2st; PFI, the Sv level should last for at least 2bu%.
: the code for text strings is stored in the CONST KAM segment so the
: the code for text strings is stored in the CONST KAM segment so the
; results are offset from the beginning of this segment by 500 bytes.
; results are offset from the beginning of this segment by 500 bytes.
    pascal call : - sampa,41
    pascal call : - sampa,41
condition of stack on entry to this routine
condition of stack on entry to this routine
1:LTURN ADDRESS
1:LTURN ADDRESS
( .. SF
( .. SF
#afipsub
#afipsub
        MNO AH, £GOH
        MNO AH, £GOH
        MUU AL, £9::%1
        MUU AL, £9::%1
        nuU UX, fGFO03H
        nuU UX, fGFO03H
        OUI DX, AI
        OUI DX, AI
        mOU DX, fOFGOQH.
        mOU DX, fOFGOQH.
1,H1e
1,H1e
    Ift AL., DX
    Ift AL., DX
        CAPP AL, f(GUH
        CAPP AL, f(GUH
        fi idle
        fi idle
        mal
```

```
        mal
```

```


```

```
-qain
```

```
-qain
mul UX, £GFAOGH
mul UX, £GFAOGH
    #lil 0...
```

```
    #lil 0...
```

```








```

```
    01:4 12%...
```

```
    01:4 12%...
    #1:0 1..f HH
    #1:0 1..f HH
: Bero All
: Bero All
; set address of }8255\mathrm{ control port
; set address of }8255\mathrm{ control port
;set ports as input:
;set ports as input:
iset address of FORT A
iset address of FORT A
; read bute from FORT A into AL
; read bute from FORT A into AL
;d'l for any bit will initiate sampili,i
;d'l for any bit will initiate sampili,i
; ill tits zero perpetuates idle loop
; ill tits zero perpetuates idle loop
A=2t number of loops
A=2t number of loops
; Set staft address for data stola&:
; Set staft address for data stola&:
:Ot a|dress of adcl
:Ot a|dress of adcl
; start converaion fa, 1人,bil ar
; start converaion fa, 1人,bil ar
s=t address of adcz
s=t address of adcz
; start conversmon tor 1<-txt as
; start conversmon tor 1<-txt as
#- address of odcs
#- address of odcs
; stal conversoon lo, ia tat an
```

```
; stal conversoon lo, ia tat an
```

```



H14000025 EAOOFA TS 日agaga2s EAOOF 0600062． \(\therefore 400000298807\) 570000002 E 4 59 ดคのดロロプ 59 00000020
 3 44000030 BAOOFC 00000033 － 0409003443 6500000035886 は上0リ0日37 42 6）0000003s in \(\therefore\) Н H000日039 43 69 0000003A 884

14000003C BAOGFE － 1H096040 43 7400906041881 － \(\begin{array}{lll}00600644 & 51 \\ H 6000045 & 43\end{array}\) \(\begin{array}{lll}141000045 & 43 \\ 00000046 & 884\end{array}\) \(0000004688 i\)
64900048
4.3
\(\therefore\) ； 14000049 FECD 82 0000004E 86FDH

5 4440日094E 7765 EA
\(\therefore\) нนดดดดรด СЗ

17－Aug－83 19：44：5：3
mov DX，£GFA日GA IN AL，b＞
mou LBXI，AL
INL 10
Ite AL，DX
INC： B
muv LEXJ，AL
Ind \(D \mathrm{DX}, \mathrm{f} \mathrm{AFCOOH}\)
It ALL．， 1
irtc：\(B x\)
muv［EX．1，al．
ITNC DX
IN AI．， 1 ＂；
SNC EX
MOU［EXJ，AL
TiU \(D X\), £GFE日BH
ITR AL．，
MAC EX
MOU EBXI，mi．
mov ebx
anc Dx
HE DX
IIN AI．， 1 ：

MOU CEXJ，fil
inc：BX

in again
if return to calling pascal program
；set address for high byte of 12 －bit adci
；read high byte of ads
istore high byte
iset address for low nibule of 12 －bit aitri
；read low nibble（left justified）
；next memory location for data storage
；and store
；repeat for adc2
；
：repeat for adc3
\(:\)
\(:\)
）
\(\vdots\) ）
\(\therefore\) ）

return to calling pascal program ）
（N）

\section*{APPENDIX J}

\section*{SYSMOD6.FORTRAN - COMPUTATIONAL ARC FURNACE MODEL PROGRAM LISTING}

FILE: SYSMOD6 FORTRAN AI (EE68)




CALL VZEROS (POINTS,MVRY,T,RTZERO,RZEROS,RCYCLS,RFREQ,RKROS,VRRMS, SYS02290 +CHECK,STRNG1) SYSO2300
\(\operatorname{IF}(\mathrm{CHECK} . \mathrm{EQ} .0) \mathrm{WRITE}(6,997) \quad\) SYSO2310

CALL VZEROS (POINTS,MVYB,T,YTZERO, YZEROS ,YCYCLS, YFREQ,YKROS,VYRMS, SYSO2320
+CHECK, STRNG2)
SYSO2320
IF (CHECK.EQ.0) WRITE \((6,996) \quad\) SYSO2340
CALL VZEROS (POINTS,MVBR,T,BTZERO,BZEROS,BCYCLS, BFREQ,BKROS,VBRMS, SYS02350
+CHECK,STRNG3) SYSO2360
IF(CHECK.EQ.0) WRITE (6,995) SYS02370
WRITE \((6,993)\) RZEROS,YZEROS, BZEROS,RCYCLS, YCYCLS, BCYCLS, SYSO2380
```

+ RFREQ,YFREQ, BFREQ SYSO2390

```

RSUM=RLINE+RSC SYSO2400
\(W=2.0 *\) PI*RFREQ SYSO2410
DELTA \(=-0.2\) SYS02420
LOOP=0
\(50 L O O P=L O O P+1\)
IF(LOOP.GT.LOOPS)GOTO 140
SYSO2450
IF(CYC10) DELTA=DELTA-1.0*RADERR SYS02460
IF(.NOT.CYC10) DELTA=DELTA-0.1*RADERR SYSO2470
RERSUM=0.0
YERSUM \(=0.0\)
BERSUM=0.0
60 CONTINUE
LLINE=XLINE/W
LSYS=XSYS/W
LSC=XSC/W
LTOT=LSYS+LSC+LLINE
KL1 \(=1.0 /(\mathrm{LC} *(3.0 * L T O T+L C))\)
DO \(100 \mathrm{I}=1\), POINTS, 1
C
C.......................EVALUATE PRIMARY CIRCUIT LINE CURRENTS
F FROM SECONDARY CIRCUIT LINE CURRENTS FROM SECONDARY CIRCUIT IINE CURRENTS
(CURRENT TRANSFORMATION)

II (I) \(=(\) IB (I) - IR(I) \() /\) R00T3
I2(I) \(=(\operatorname{IR}(I)-I Y(I)) / R 00 T 3\) I3(I) \(=(\mathrm{IB}(\mathrm{I})-\mathrm{IB}(\mathrm{I})) /\) ROOT3
C
c........................ SIMILARLY FOR CURRENT FIRST DERIVATIVES (CURRENT TRANSFORMATION)
C
C
C
C
C
\(\begin{aligned} \text { DI1 (I) } & =(D I B(I)-D I R(I)) / R 00 T 3 \\ \text { DI2 }(I) & =(D I R(I)-D I Y(I)) / R 00 T 3\end{aligned}\) DI3(I) \(=\) (DIY (I) - DIB(I) \() /\) ROOT3 CONTINUE
80
C
C..................... SET-UP SYSTEM VOTTAGES

C THREE PHASE SINUSOIDAL ADVANCED BY PHASE ANGLE 'dELTA' WITH RESPECT TO VOLTAGES AT THE FURNACE BUSBAR (V7,V8,V9)

VSA \((I)=V S P E A K * C O S(W * T(I)+D E L T A)\)
\(\operatorname{VSB}(I)=V S P E A K+C O S(W+T(I)-2.0 * P I / 3.0+D E L T A)\)
\(\operatorname{VSC}(I)=V S P E A K * C O S(W * T(I)+2.0 * P I / 3.0+D E L T A)\)
C
C....................CALCULATE TRANSFORMER PRIMARY VOLTAGES SYSO2860

C USING VOLT-DROPS. SYSO2870
\(\mathrm{V} 1(\mathrm{I})=\mathrm{VSA}(\mathrm{I})-\operatorname{RSC}(\mathrm{II}(\mathrm{I})-I 2(I))-(L S Y S+L S C) *(D I 1(I)-D I 2(I))\) SYS02890 \(\operatorname{V2}(I)=V S B(I)=\operatorname{RSC}+(I 2(I)-I 3(I))-(L S Y S+L S C) *(D I 2(I)-D I 3(I))\) SYS02900 V3(I) \(=\) VSC(I) - RSC*(I3(I)-I1(I)) - (LSYS+LSC)*(DI3(I)-DI1(I)) SYS02910

\(\begin{array}{ll}\text { C.............................. VRIMARY TO SECONDARY } & \text { SYSO2930 } \\ c & \text { SYSONSFORMATION }\end{array}\)
C
V4(I) \(=\) (V1 (I)-V2(I))/ROOT3 SYS02960
V5(I) \(=(\mathrm{V} 2(\mathrm{I})-\mathrm{V} 3(\mathrm{I})) /\) R00T3 \(\quad\) SYS029 70
V6(I) \(=(\mathrm{V} 3(\mathrm{I})-\mathrm{VI}(\mathrm{I})) /\) R00T3 SYS02980
C C ......................ALLOW FOR CABLE VOLT-DROP SYS02990


V7(I)=V4(I) - RLINE*(IR(I)-IY(I)) - LLINE*(DIR(I)-DIY(I)) SYS03020 V8(I) \(=V 5(I)-\operatorname{RLINE*}(I Y(I)-I B(I))-\operatorname{LLINE*}(D I Y(I)-D I B(I)) \quad\) SYS03030 V9(I) \(=\) V6(I) - RLINE*(IB(I)-IR(I)) - LLINE*(DIB(I)-DIR(I)) SYS03040 CVRY(I)=V7(I) SYS03050 CVYB(I) \(=V 8\) (I) SYS03050
SYS0 3060 CVBR(I) \(=\) V9 (I) SYS03070 IF (LOOP.NE.LOOPS)GOTO 90 SYS03080 IF(LIST) WRITE (6,994)VR(I),VY(I),VB(I), SYS03090
\(+\quad \operatorname{CVRY}(I), \operatorname{CVYB}(I), \operatorname{CVBR}(I)\)
90 CONTINUE
SYSO 3100
100 CONTINUE....... SYSO3120

\begin{tabular}{|c|c|c|}
\hline C & ( & CSYS03840 \\
\hline C & & CSY503850 \\
\hline C & & CSYSO3860 \\
\hline C & & CSYS03870 \\
\hline C... & ..............A REPRESENTATION OF A delta-connected compensator & CSYS03880 \\
\hline C & FOLLOWS FROM THIS POINT. & CSYS03890 \\
\hline C & & CSY503900 \\
\hline C & & CSYS03910 \\
\hline C & & CSYS03920 \\
\hline \multicolumn{3}{|l|}{} \\
\hline & I \(=0\) & SYS03940 \\
\hline & IF (NOCOMP) GOTO 520 & SYS03950 \\
\hline 200 & \(\mathrm{I}=\mathrm{I}+1\) & SYS03960 \\
\hline & IF(I.LT.ICON) GOTO 200 & SYS03970 \\
\hline & COMPON=.FALSE. & SYS03980 \\
\hline \multicolumn{2}{|l|}{C} & SYS03990 \\
\hline C.... & .............for THE FIRST VALUE OF 'I' FOR Which the Compensator & SYS04000 \\
\hline C & IS 'ON', VALUES OF V7, V8, V9 ARE USED & SYS04010 \\
\hline C & as the volitage across each branch of the compensator & SYS04020 \\
\hline C & & SYS04030 \\
\hline \multirow[t]{7}{*}{C} & & SYSO4040 \\
\hline & \(\operatorname{VLCI}(\mathrm{I}-1)=\mathrm{V} 7(\mathrm{I}-1)\) & SYS04050 \\
\hline & VLC2 (I-1) \(=\) V8(I-1) & SYS 04060 \\
\hline & VLC3 \((\mathrm{I}-1)=\mathrm{V} 9(\mathrm{I}-1)\) & SYS 04070 \\
\hline & VLC1 (I) \(=\mathrm{V7}\) (I) & SYS04080 \\
\hline & VLC2 (I) \(=\) V8(I) & SYS04090 \\
\hline & VLC3 (I) =V9 (I) & SYSO4100 \\
\hline \multirow[t]{2}{*}{210} & CONTINUE & SYSO4110 \\
\hline & WRITE \((6,212)\) I & SYSO4120 \\
\hline 212 & FORMAT(//5H I m,13) & SYSO4130 \\
\hline \multicolumn{2}{|l|}{C} & SYSO4140 \\
\hline C. . & ..........IF COMPON IS .FALSE, NO FURTHER INTEGRATION OR & SYSO4150 \\
\hline C & SWITCHING ON CAN TAKE PLACE BUT CURRENT IN CONDUCTING & SYS04160 \\
\hline c & BRANCHES IS ALLOWED TO FLOW UNTIL A CURRENT ZERO & SYS04170 \\
\hline \multirow[t]{2}{*}{C} & & SYS04180 \\
\hline & IF (.NOT.COMPON) GOTO 310 & SYS04190 \\
\hline \multirow[t]{2}{*}{C} & & SYS04200 \\
\hline & .......for increment of 'I' flags are set showing what stage & SYS04210 \\
\hline \multirow[t]{2}{*}{C} & CALCULATIONS ARE AT FOR EACH BRANCH OF THE COMPENSATOR & SYS04220 \\
\hline & & SYSO4230 \\
\hline C & 'INTIP' TRUE MEANS INTEGRATION FOR RED BRANCH IN POS. & SYSO4240 \\
\hline c & 'InTIN' true means integration for red branch in neg. & SYS04250 \\
\hline C & --- & SYSO4260 \\
\hline C & half cycles & SYSO4270 \\
\hline C & & SYS04280 \\
\hline C & 'SUM1' WILL CONTAIN the Cumulative integration value & SYSO4290 \\
\hline C & & SYSO4300 \\
\hline C & & SYS04310 \\
\hline & IF(INTIP.OR.INTIN) GOTO 230 & SYSO4320 \\
\hline & IF(VLCl (I).GT.O.O.AND.VLCI(I-1).LE.0.0) GOTO 215 & SYSO4330 \\
\hline & INT1P=.FALSE. & SYS04340 \\
\hline & GOTO 220 & SYS04350 \\
\hline \multirow[t]{3}{*}{215} & INT1P=.TRUE. & SYSO4360 \\
\hline & SUM1 \(=0.0\) & SYSO4370 \\
\hline & QUART1=0 & SYSO4380 \\
\hline \multirow[t]{3}{*}{220} & IF(VLC1 (1).LT.0.0.AND.VLCI(I-1).GE.0.0) GOTO 225 & SYS04390 \\
\hline & INTIN=.FALSE. & SYSO4400 \\
\hline & GOTO 230 & SYS04410 \\
\hline \multirow[t]{3}{*}{225} & INT1N=. TRUE. & SYS04420 \\
\hline & SUM1 \(=0.0\) & SYS04430 \\
\hline & QUART1 \(=0\) & SYS04440 \\
\hline C & & SYS04450 \\
\hline C. . . . & ............SIMILARLY FOR YELLOW BRANCH & SYS04460 \\
\hline C & & SYSO4470 \\
\hline \multirow[t]{4}{*}{230} & & SYS04480 \\
\hline & IF(VLC2(I).GT.O.O.AND.VLC2(I-1).LE.0.0) GOTO 235 & SYS04490 \\
\hline & INT2P=.FALSE. & SYS04500 \\
\hline & GOTO 240 & SYS04510 \\
\hline \multirow[t]{3}{*}{235} & INT2P=.TRUE. & SYS04520 \\
\hline & SUM2 \(=0.0\) & SYSO4530 \\
\hline & QUART2 \(=0\) & SYSO4540 \\
\hline \multirow[t]{3}{*}{240} & IF(VLC2(I).LT 0 (0.AND.VLC2(I-1).GE.0.0) GOTO 245 & SYSO4550 \\
\hline & INT2N=.FALSE. & SYS04560 \\
\hline & GOTO 250 & SYSO4570 \\
\hline \multirow[t]{3}{*}{245} & INT2Na.TRUE. & SYSO4580 \\
\hline & SUM2 \(=0.0\) & SYS04590 \\
\hline & QUART2 \(=0\) & SYS04600 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline c & & SYS04610 \\
\hline C. . & ...........SIMILARLY FOR BLUE BRANCH & SYS04620 \\
\hline C & & SYS04630 \\
\hline 250 & IF(INT3P.OR.INT3N) GOTO 270 & SYS04640 \\
\hline & IF(VLC3(I).GT. O.O.AND.VLC3(I-1).LE.0.0) GOTO 255 & SYS04650 \\
\hline & INT3P=, FALSE. & SYS04660 \\
\hline & GOTO 260 & SYS04670 \\
\hline 255 & INT3P=.TRUE. & SYS04680 \\
\hline & SUM \(3=0.0\) & SYS04690 \\
\hline & QUART3=0 & SYS04700 \\
\hline 260 & IF(VLC3(I).LT O.O.AND.VLC3(I-1).GE.0.0) GOTO 265 & SYS04710 \\
\hline & INT3N=.FALSE. & SYS04720 \\
\hline & GOTO 270 & SYSO4730 \\
\hline 265 & INT3N=. TRUE. & SYS04740 \\
\hline & SUM3 \(=0.0\) & SYS04750 \\
\hline & QUART3=0 & SYS04760 \\
\hline 270 & CONTINUE & SYS04770 \\
\hline & WRITE (6,796) ON1, ON2, ON3, POSI1, POSI2, POSI3, INT1N, INT2N, INT3N, & SYSO4780 \\
\hline & +NEGI 1, NEGI2, NEGI3, INT1P, INT2P, INT3P & SYS04790 \\
\hline C & & SYS04800 \\
\hline C. . & ............check For attempted pos. \& NEG. INTEGRATION & SYSO4810 \\
\hline C & & SYS04820 \\
\hline & IF (INTIP.AND. INTIN) GOTO 150 & SYSO4830 \\
\hline & IF (INT2P.AND. INT2N) GOTO 150 & SYS04840 \\
\hline & IF (INT3P.AND. INT3N) GOTO 150 & SYS04850 \\
\hline C & & SYS04860 \\
\hline & .......... INTEGRATION CAN ONLY PROCEED IF THE SIGN OF THE & SYS04870 \\
\hline C & MEASURED POINTS REMAINS IN THE CORRECT SENSE & SYS04880 \\
\hline C & ( CHECKING FOR END OF HALF CYCLE) & SYS04890 \\
\hline c & OTHERWISE THE INTEGRATION IS ABANDONED & SYS04900 \\
\hline C & & SYS04910 \\
\hline C. & . . . . . . . . . . FOR RED BRANCH & SYSO4920 \\
\hline C & & SYS04930 \\
\hline C & & SYS04940 \\
\hline & IF (INT1P) GOTO 271 & SYS04950 \\
\hline & IF(INTIN) GOTO 272 & SYS04960 \\
\hline & GOTO 274 & SYSO4970 \\
\hline 271 & IF(VLC1(I).GT.0.0) GOTO 273 & SYSO4980 \\
\hline & INTIP=.FALSE. & SYS04990 \\
\hline & SUMI \(=0.0\) & SYSOS000 \\
\hline & QUART \(1=0\) & SYS05010 \\
\hline & GOTO 275 & SYSO5020 \\
\hline 272 & IF (VLCI(I).LT.O.0) GOTO 273 & SYSO5030 \\
\hline & INTIN=.FALSE. & SYSOS040 \\
\hline & SUM1 \(=0.0\) & SYS05050 \\
\hline & QUART1=0 & SYSOS060 \\
\hline & GOTO 274 & SYS05070 \\
\hline 273 & CONTINUE & SYSOSO80 \\
\hline & SUM1 \(=\) SUMI+VLC1 \({ }^{\text {(I) }}\) & SYS05090 \\
\hline & QUART1=QUART1+1 & SYSO5100 \\
\hline 274 & CONTINUE & SYS05110 \\
\hline C & & SYSO5120 \\
\hline C... & ...............for YELLOW BRANCH & SYSO5130 \\
\hline C & & SYSO5140 \\
\hline & IF (INT2P) GOTO 275 & SYSO5150 \\
\hline & IF(INT2N) GOTO 276 & SYSOS 160 \\
\hline & GOTO 278 & SYSOS 170 \\
\hline 275 & IF(VLC2(I).GT.O.0) GOTO 277 & SYSOS 180 \\
\hline & INT2P=.FALSE. & SYSOS 190 \\
\hline & SUM2 \(=0.0\) & SYSOS200 \\
\hline & QUART2=0 & SYSOS210 \\
\hline & GOTO 278 & SYSOS220 \\
\hline 276 & IF (VLC2(I).LT.O.0) GOTO 277 & SYSO5230 \\
\hline & INT2N=. FALSE. & SYSOS240 \\
\hline & SUM2=0.0 & SYSOS 250 \\
\hline & QUART2=0 & SYSOS260 \\
\hline & GOTO 278 & SYSO5270 \\
\hline 277 & CONTINUE & SYSOS280 \\
\hline & SUM2 \(=\) SUM2+VLC2 (I) & SYSO5290 \\
\hline & QUART2=QUART2+1 & SYSO5300 \\
\hline 278 & CONTINUE .... & SYSOS310 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline c & & SYS05320 \\
\hline C.... & ............for blue branch & SYSO5330 \\
\hline \multirow[t]{4}{*}{C} & & SYSOS340 \\
\hline & IF (INT3P) GOTO 279 & SYSO5350 \\
\hline & IF (INT3N) GOTO 280 & SYSOS360 \\
\hline & GOTO 282 & SYSO5370 \\
\hline \multirow[t]{5}{*}{279} & IF (VLC3(I).GT.0.0) GOTO 281 & SYSOS380 \\
\hline & INT \(3 \mathrm{P}=\). FALSE . & SYSOS390 \\
\hline & SUM3=0.0 & SYS05400 \\
\hline & QUART3=0 & SYS05410 \\
\hline & GOTO 282 & SYSOS420 \\
\hline \multirow[t]{5}{*}{280} & IF(VLC3(I).LT.0.0) GOTO 281 & SYS05430 \\
\hline & INT \(3 \mathrm{~N}=\). FALSE. & SYS05440 \\
\hline & SUM3 \(=0.0\) & SYS05450 \\
\hline & QUART3=0 & SYS05460 \\
\hline & GOTO 282 & SYS05470 \\
\hline \multirow[t]{3}{*}{281} & CONTINUE & SYSO5480 \\
\hline & SUM3 \(=\) SUM \(3+\) VLC3 (I) & SYS05490 \\
\hline & QUART3=QUART3+1 & SYSOS500 \\
\hline 282 & CONTINUE & SYS05510 \\
\hline \multirow[t]{2}{*}{C} & & SYSO5520 \\
\hline & WRITE (6,797) SUM1, SUM , SUM3, QUART1, QUART2, QUART3 & SYSO5530 \\
\hline C & & SYSO5540 \\
\hline \multicolumn{3}{|l|}{C................sET FURTHER FLAGS IF THE INTEGRATION LIMITS ARE REACHEDSYSO5550} \\
\hline C & ( UNLESS THE INTEGRATION LIMITS ARE SO SMALL THAT & SYS05560 \\
\hline C & CONDUCTION WOULD START BEFORE THE \(1 / 4\) CYCLE POINT) & SYS05570 \\
\hline \multirow[t]{2}{*}{C} & & SYS05580 \\
\hline & 'POSII' INDICATES ALLOWANCE OF CURRENT FLOW IN RED & SYS05590 \\
\hline \multirow[t]{2}{*}{C} & BRaNCH OF COMPENSATOR AS RESULT OF INTEGRATION & NSYS05600 \\
\hline & IN POSITIVE HALF-CYCLE OF 'VLCR'. & SYS05610 \\
\hline \multirow[t]{2}{*}{C} & & SYS05620 \\
\hline & 'ON1' RED BRANCH ON & SYS05630 \\
\hline \multirow[t]{10}{*}{C} & & SYS05640 \\
\hline & & SYS05650 \\
\hline & IF (QUARTI.LT.QCYC) GOTO 285 & SYS05660 \\
\hline & IF(SUM1.LT.PLIM1) GOTO 284 & SYS05670 \\
\hline & IF(NEGI1) GOTO 285 & SYS05680 \\
\hline & ON1=.TRUE. & SYS05690 \\
\hline & POSIIF.TRUE. & SYS05 700 \\
\hline & INT1P\#.FALSE. & SYS05710 \\
\hline & SUM1*0.0 & SYS05720 \\
\hline & QUART1 \(=0\) & SYS05730 \\
\hline \multirow[t]{7}{*}{284} & IF(SUM1.GT.NLIM1) GOTO 285 & SYS05740 \\
\hline & IF (POSII) GOTO 285 & SYS05750 \\
\hline & ON1 \(=\).TRUE. & SYS05760 \\
\hline & NEGI1=.TRUE. & SYS05770 \\
\hline & INTIN=.FALSE. & SYS05780 \\
\hline & SUM1 \(=0.0\) & SYS05790 \\
\hline & QUART \(1=0\) & SYSOS800 \\
\hline \multirow[t]{2}{*}{C} & & SYS05810 \\
\hline & ...........similarly for yellow branch & SYS05820 \\
\hline C & & SYS05830 \\
\hline \multirow[t]{8}{*}{285} & IF(QUART2.LT.QCYC) GOTO 295 & SYS05840 \\
\hline & IF(SUM2.LT.PLIM2) GOTO 290 & SYS05850 \\
\hline & IF(NEGI2) GOTO 295 & SYS05860 \\
\hline & ON2 \(=\). TRUE. & SYS05870 \\
\hline & POSI2 \(=\).TRUE. & SYS05880 \\
\hline & INT2P=.FALSE. & SYS05890 \\
\hline & SUM2 \(=0.0\) & SYS05900 \\
\hline & QUART2=0 & SYS05910 \\
\hline \multirow[t]{7}{*}{290} & IF(SUM2.GT.NLIM2) GOTO 295 & SYS05920 \\
\hline & IF(POSI2) GOTO 295 & SYS05930 \\
\hline & ON2=.TRUE. & SYS05940 \\
\hline & NEGI2=.TRUE. & SYSO5950 \\
\hline & INT2N=. FALSE. & SYS05960 \\
\hline & SUM2 \(=0.0\) & SYS05970 \\
\hline & QUART2 \(=0\) & SYS05980 \\
\hline C & & SYS059.90 \\
\hline C..... & ............SIMILARLY FOR BLUE BRANCH & SYS06000 \\
\hline C & & SYS06010 \\
\hline \multirow[t]{8}{*}{295} & IF (QUART3.LT.QCYC) GOTO 305 & SYS06020 \\
\hline & IF (SUM3.LT. PLIM3) GOTO 300 & SYS06030 \\
\hline & IF (NEGI3) GOTO 305 & SYS06040 \\
\hline & ON3m. TRUE. & SYS06050 \\
\hline & POSI3=.TRUE. & SYS06060 \\
\hline & INT3P=.FALSE. & SYS06070 \\
\hline & SUM3 \(=0.0\) & SYS06080 \\
\hline & QUART3=0 & SYS06090 \\
\hline 300 & IF(SUM3.GT.NLIM3) GOTO 305 & SYS06100 \\
\hline
\end{tabular}
```

        IF(POSI3) GOTO 305 SYS06110
        ON3=.TRUE.
        SYS06120
        NEGI3=.TRUE.
        SYS06130
    INT3N=.FALSE.
        SUM3=0.0
        QUART3=0
    305 CONTINUE
    WRITE (6,796) ON1,ON2,ON3, POSI1,POSI2,POSI3,INT1N,INT2N,INT3N,
    +NEGI1,NEGI2,NEGI3,INT1P,INT2P,INT3P
            IF(POSII.AND.NEGII) GOTO 150
            IF(POSI2.AND.NEGI2) GOTO 150
        IF(POSI3.AND.NEGI3) GOTO 150
    310 CONTINUE
    C
C S..................CALCULATE THE 'HALF STEP' VALUES NEEDED FOR SYSO6240
THE RUNGE-KUTTA PROCESS
SIMPLE LINEAR INTERPOLATION IS USED
SYSTEM VOLTAGE
HVSA= VSA(I) + ((VSA(I+1) + VSA(I))/2.0)
HVSB= VSB(I) + ((VSB(I+1) + VSB(I))/2.0)
HVSC= VSC(I) +((VSC(I+1) +VVC(I))/2.0)
C
C........................ER-UNIT FURNACE CURRENT
HIR= IR(I) + ((IR(I+1) + IR(I))/2.0)
HIY= IY(I) + ((IY(I+I) + IY(I))/2.0)
HIB=IB(I) + ((IB(I+1) +IB(I))/2.0)
C
C
C HDIR= DIR(I) + ((DIR(I+1) + DIR(I))/2.0)
HDIR= DIR(I) + ((DIR(I+1) + DIR(I))/2.0)
HDIB= DIB(I) + ((DIB(I+1) + DIB(I))/2.0)
C
C
\& RED BRANCH DI/DT DILC1
IF THE BRANCH IS 'OFF' OR IF THIS IS THE FIRST STEP

```

```

C
C IF(ON1) GOTO 315
DILCI(I) =0.0
ILC1(I)=0.0
GOTO 320
315 K1=K1+1
IF(K1.EQ.1) ILC1(I)=0.0
320 CONTINUE
C
C................... SIMILARLY FOR YELLOW
C
C IF(ON2) GOTO 325
DILC2(I)=0.0
ILC2(I)=0.0
GOTO 330
325 K2=K2+1
IF(K2.EQ.1) ILC2(I)=0.0
C WRITE (6,895)
C WRITE (6,777) LC, I,VLC2(I),DILC2(I),ILC2(I)
C 777 FORMAT(5H LC=,F8.6,9H\&FOR I*,I3,6H VLCY=,F8.5,7H DILC2=,F8.5,
+6H ILC2=,F8.5)
330 CONTINUE
C
C...................SIMILARLY FOR BLUE
C
IF(ON3) GOTO 335
DILC3(I)=0.0
DILC3(I)=0.0
GOTO }34
335 K3=K3+1
IF(K3.EQ.1) ILC3(I)=0.0
340 CONTINUE
SYS06140
SYSO6150
SYS06160
SYS06170
N, SYS06180
SYS06190
SYS06200
SYS06200
SYS06210
SY506220
SYS06230

```

```

SYSO6260
SYS06270
SYS06280
SYS06290
SYSO6300
SYS06310
SYS06320
SYSO6330
SYS06340
SYS06350
SYS06360
SYSO6360
SYS06370
SYS06380
SYS06390
SYS06400
SYS06410
SYS06420
SY506430
SYS06430
SYS06440
SYS06450
SYSO6460
SYS06460
SYS06470
SYS06480
SYSO6490
SYS06490
SYS06500
SYS06510
SYS06520
SYS06530
SYS06540
SYS06550
SYS06560
SYS06570
SYS06570
SYS06580
SYS06590
SYS06600
SYS06610
SYS06620
SYS06630
SYS06640
SYS06650
SYS06660
SYS06660
SYS06670
SYS06680
SYS06690
SYS06700
SYS06710
SYSO6720
SYS06720
SYS06730
SYS06740
C..................SIMILARLY FOR BLUE
SYS06750
SYS06750
SYS06760
SYS06770
IF (ON3) GOTO 335 SYS06770
SYS06820
SYS06830
SYS06840

```

```

            A1=TSTEP*DILC1(I) SYS07580
            A2=TSTEP*DILC2(I)
                SYS07590
                SYS07600
    C
A3=TSTEP*DILC3(I)
IF(.NOT.ON1) GOTO }35
SYS07610
SYS07620
B1 = TSTEP* KL1*(HVSA
+ - - RTOT*(HIR-HIY
SYS07630
SYS07640
++2.0*(ILC1(I)+A1/2.0)-(ILC2(I)+A2/2.0)-(ILC3(I)+A3/3.0)) SYS07650
_- -RTOT*(HIR-HIY
+
_- -RTOT*(HIR-HIY
350 B1 =0.0
355 CONTINUE
C
IF(.NOT.ON2) GOTO 360
B2 = TSTEP* KL1*(HVSB

```

```

        +
            + -LTOT*(HDIY-HDIB))
            + GOTO 365 -LTOT*(HDIY-HDIB))
    360 B2 =0.0
    365 CONTINUE
    C
IF(.NOT.ON3) GOTO 370
IF(.NOT.ON3) GOTO 370
+ -RTOT*(HIB-HIR SYSO7820
+ +-(IIC1(I)+A1/2.0)-(ILC2(II)+A2/2.0) +2.0*(ILC3(I)+A3/3.0)) lol
+
370 B3 =0.0
375 CONTINUE
C
IF(.NOT.ON1) GOTO 380
C1 = TSTEP* KL1*(HVSA
+ - -RTOT*(HIR-HIY

```

```

            + -LTOT*(HDIR-HDIY))
            GOTO 385
    380 C1 = 0.0
    385 CONTINUE
    C
IF(.NOT.ON2) GOTO 390
IF(.NOT.ON2) GOTO 390
+ -RTOT*(HIY-HIB
SYS07660
SYS07670
SYS07670
SYS07680
SYS07700
SYS07700
SYS07710
SYS07710
+ - -RTOT*(HIY-HIB +(ILC1(I)+A1/2.0) +2.0*(ILC2(I)+A2/2.0) - (ILC3(I)+A3/3.0)) SYSO7730
+ (IIC1(I)+A1/2.0) -RTOT*(HIY-HIS +2.0*(ILC2(I)+A2/2.0) - (ILC3(I)+A3/3.0)) SYSO7730
SYS07750
SYS07750
SYS07770
SYS07770
SYS07790
SYS07800
SYS07810
B3 \# TSTEP* KL1*(HVSC - -ROT*(HIB-HIR
+-(ILC1(I)+A1/2.0)-(ILC2(I)+A2/2.0) +2.0*(ILC3(I)+A3/3.0)) SYSOM830
+-(ILC1(I)+A1/2.0)-(ILC2(I)+A2/2.0) +2.0*(ILC3(I)+A3/3.0))
+
SYSO7860
SYS07870
SYSO7880
SYS07900
SYSO7910
SYSO7910
SYSO7920
SYS07930
SYS07940
++2.0*(ILCI(I)+B1/2.0)-(ILCC2(I)+B2/2.0) - (ILC3(I)+B3/3.0)) SYS07950
SYS07960
SYS07970
SYSO7970
SYS07980
SYS08000
SYSO8000
SYSO8020
+-(ILC1(I)+B1/2.0) +2.0*(IIC2(I)+B2/2.0)-(ILC3(I)+B3/3.0)) SYS08040
\#*(ILCI(I)+B1/2.0) +2.0*(ILC2(I)+B2/2.0) - (ILC3(I)+B3/3.0)) S SYSO8040
GOTO }39
390 C2 = 0.0
395 CONTINUE
SYS08060
C
IF(.NOT.ON3) GOTO 400
C3 = TSTEP* KL1* (HVSC
C3 = TSTEP* KL1*(HVSC
SYS08070
`
SYS07720

```

```

                2.0) -(ILC3(1)+A3/3.0))
        700
                MKOT(ADII-KDIB))
        SYS07880
    ```
```

C
SYSO7950
SYS08030
SYS08090
.NOT.ON3) GOTO 400
+-(ILC1(I)+B1/2.0)-(ILC2(I)+B2/2.0) +2.0+(IIC3(I)+B3/3.0)) SYS08120
+-(ILC1(I)+B1/2.0)-(ILC2(I)+B2/2.0) +2.0*(ILC3(I)+B3/3.0)) SYS08130
+ -LTOT*(HDIB-HDIR))
GOTO 405
GOTO 405 -LTOT*(HDIB-HDIR))
SYSO8140
400 C3 =0.0
SYS08150
405 CONTINUE
SYS08160
SYSO8160
C
SYSOB180
C
SYS08190
C
SYSO8200
C
SYS08210
IF(.NOT.ON1) GOTO 410
SYSO8220
D1 = TSTEP* KL1*(VSA(I+1)
SYSO8230
D1 = TSTEP* KL1*(VSA(I+1)
+ + +2 O*(ILCI(I)+C1) -RTOT*(IR(I+1)-IY(I+1)
SYS08230
++2.0*(ILC1(I)+C1) - (ILC2(I)+C2)-(ILC3(I)+C3)) SYSO8250
+ +2.0*(ILC1(I)+C1) = (ILC2(I)+C2) - (ILC3(I)+C3)) SYS08250
+ -LTOT*(DIR(I+1)-DIY(I+1)))
GOTO 415
SYS08260
410 D1 =0.0
SYS08270
415 CONTINUE
SYS08280
C
SYS08290
IF(.NOT.ON2) GOTO 420
SYS08290
D2 = TSTEP* KL1*(VSB(I+1)
SYS08310
+ --(ILCI(I)+C1) +2.0*(ILC2(I)+C2)-IB(I+1)
SYS08320
+ - -RTOT*(IY(I+1)-IB(I+1)
SYSO8330
+-(ILCI(I)+C1)+2.0*(ILC2(IN(I+1)-DIB(I+1)))+C3))
GOTO 425
SYSO8330
SYS08360
420 D2 = 0.0
SYSO8360
425 CONTINUE
C
SYS08380
SYS08390

```
\begin{tabular}{|c|c|c|}
\hline & IF (.NOT.ON3) GOTO 430 & SYS08400 \\
\hline & D3 = TSTEP* KL1* (VSC (I +1) & SYSO8410 \\
\hline & + -RTOT* (IB(I+1)-IR(I+1) & SYSO8420 \\
\hline & + -(ILC1 (I) +C1) - (ILC2(I)+C2) +2.0*(ILC3(I)+C3)) & SYSO8430 \\
\hline & + -LTOT* (DIB (I+1)-DIR(I+1)) & SYSO8440 \\
\hline & GOTO 435 & SYS08450 \\
\hline & D3 \(=0.0\) & SYS08460 \\
\hline 435 & continue & SYS08470 \\
\hline C & & SYSO8480 \\
\hline C & & SYSO8490 \\
\hline C & & SYSO8500 \\
\hline C & & SYS08510 \\
\hline c. . & ..........CALCULATE THE NEXT COMPENSATOR BRANCH CURRENTS & SYSOB520 \\
\hline C & (RUNGE-KUTTA) & SYSO8530 \\
\hline c & & SYSOB540 \\
\hline & \(\operatorname{ILC1}(\mathrm{I}+1)=\operatorname{ILCl}(\mathrm{I})+(\mathrm{Al}+2.0 * B 1+2.0 * \mathrm{Cl}+\mathrm{D} 1) / 6.0\) & SYSO8550 \\
\hline & \(\operatorname{ILC} 2(I+1)=\operatorname{ILC} 2(I)+(A 2+2.0 * B 2+2.0 * C 2+D 2) / 6.0\) & SYS08560 \\
\hline & \(\operatorname{ILC} 3(\mathrm{I}+1)=\operatorname{ILC3}(\mathrm{I})+(\mathrm{A} 3+2.0 * B 3+2.0 * C 3+\mathrm{D} 3) / 6.0\) & SYS08570 \\
\hline C & & SYS08580 \\
\hline C. . & ...........check that branch currents are zero when & SYS08590 \\
\hline C & FLAGS INDICATE SO & SYS08500 \\
\hline C & & SYS08610 \\
\hline & IF(ON1) GOTO 440 & SYS08620 \\
\hline & IF(ILCI (1+1).NE.0.0) GOTO 150 & SYS08630 \\
\hline 440 & IF(ON2) GOTO 445 & SYS08640 \\
\hline & IF (ILC2 (I+1).NE.0.0) GOTO 150 & SYS08650 \\
\hline 445 & IF (ON3) GOTO 450 & SYS08660 \\
\hline & IF(ILC3(I+1).NE.0.0) GOTO 150 & SYS08670 \\
\hline 450 & CONTINUE & SYS08680 \\
\hline C & & SYS08690 \\
\hline C. . & ...........calculate line compensator current values from & SYS08700 \\
\hline C & THE DELTA-CONNECTED BRANCH VALUES & SYS08710 \\
\hline C & & SYS08720 \\
\hline & \(\operatorname{ILCR}(\mathrm{I}+1)=\operatorname{ILC1}(\mathrm{I}+1)-\operatorname{ILC3}(\mathrm{I}+1)\) & SYS08730 \\
\hline & \(\operatorname{ILCY}(\mathrm{I}+1)=\operatorname{ILC2}(\mathrm{I}+1)-\operatorname{ILC1}(\mathrm{I}+1)\) & SYS08740 \\
\hline & \(\operatorname{ILCB}(\mathrm{I}+1)=\operatorname{ILC3}(\mathrm{I}+1)-\operatorname{ILC2}(\mathrm{I}+1)\) & SYS08750 \\
\hline C & & SYS08760 \\
\hline C. & ..........ALTER FLAGS IF CURRENT ZERO CROSSINGS ARE DETECTED & SYS08770 \\
\hline C & ( ALSO IF FIRST 'ON' POINT IS THE LAST POINT IN A & SYS08780 \\
\hline C & half cycle leading to conduction in all of next & SYS08790 \\
\hline C & half cycle ) & SYS08800 \\
\hline C & & SYS08810 \\
\hline & IF (POSI1) GOTO 460 & SYS08820 \\
\hline & IF(ILCI (I).IE.O.O.AND.ILCI(I+1).GE.0.0) GOTO 455 & SYSO8830 \\
\hline & GOTO 470 & SYS08840 \\
\hline 455 & NEGI 1 \(=\) FALSE. & SYS08850 \\
\hline & ON1=. FALSE . & SYSOB860 \\
\hline & \(\mathrm{K} 1=0\) & SYS08870 \\
\hline & GOTO 470 & SYS08880 \\
\hline 460 & IF(ILC1(I).GE.O.O.AND.ILC1(I+1).LE.0.0) GOTO 465 & SYSO8890 \\
\hline & GOTO 470 & SYSO8900 \\
\hline 465 & POSI \(=\). FALSE. & SYS08910 \\
\hline & ONI=.FALSE. & SYS08920 \\
\hline & \(\mathrm{R} 1=0\) & SYS08930 \\
\hline 470 & CONTINUE & SYS08940 \\
\hline C & & SYS08950 \\
\hline & IF(POSI2) GOTO 480 & SYS08960 \\
\hline & IF(ILC2(I).LE.O.O.AND.ILC2(I+1).GE.0.0) GOTO 475 & SYS08970 \\
\hline & GOTO 490 & SYS08980 \\
\hline 475 & NEGI2=.FALSE. & SYS08990 \\
\hline & ON2=.FALSE. & SYSO9000 \\
\hline & \(\mathrm{K} 2=0\) & SYSO9010 \\
\hline & GOTO 490 & SYSO9020 \\
\hline 480 & IF(ILC2(I).GE.O.0.AND.ILC2 (I+1).LE.0.0) GOTO 485 & SYSO9030 \\
\hline & GOTO 490 & SYS09040 \\
\hline 485 & POSI2=.FALSE. & SYS09050 \\
\hline & ON2=.FALSE. & SYS09060 \\
\hline & \(\mathrm{K} 2=0\) & SYSO9070 \\
\hline 490 & CONTINUE & SYS09080 \\
\hline C & & SYS09090 \\
\hline & IF (POSI3) GOTO 500 & SYSO9100 \\
\hline & IF(ILC3 (I).LE . O.O.AND.ILC3 (I+1).GE.0.0) GOTO 495 & SYSO9110 \\
\hline & GOTO 510 & SYSO9120 \\
\hline 495 & NEGI3=.FALSE. & SYSO9130 \\
\hline & ON3=. FALSE. & SYSO9140 \\
\hline & \(\mathrm{K} 3=0\) & SYSO9150 \\
\hline & GOTO 510 & SYS09160 \\
\hline 500 & IF(ILC3(I).GE.O.O.AND.ILC3(I+1).LE.0.0) GOTO 505 & SYS09170 \\
\hline & GOTO 510 & SYSO9180 \\
\hline 505 & POSI3=.FALSE. & SYS09190 \\
\hline & ON3=. FALSE. & SYSO9200 \\
\hline & K3=0 & SYS09210 \\
\hline 510 & CONTINUE & SYS09220 \\
\hline
\end{tabular}


the following section uses calls to subprogram 'deyod' this subprogram uses previously calculated values of FREQUENCY AND RMS VALUE TO FIT A TRUE SINUSOID TO THE array of time-series data given as the first parameter. THE FOURTH PARAMETER SHOUTM AF aN ARRAY OF ZEROS ON SYS 10670 SYS 10680 SYS 10690 SYS 10700 SYS 10710 ENTRY \& ON EXIT SHOULD CONTAIN THE 'DEMODULATED' DATA. SYS 10720 THE FIFTH PARAMETER SHOULD BE ZERO ON ENTRY \& ON EXITSYS 10730 SHOULD CONTAIN A TIME VALUE USED TO GIVE SYNCHONIISATION.SYS 10740

SYS 10750
SYS 10760
SYS 10770
IF(NODMOD) GOTO 140
SYS10780
TUSED=0.0
\(\begin{array}{ll}\text { CALL DEMOD (POINTS,MVRY, AVFREQ, VRRMS, DMVRY,TUSED) } & \text { SYS } 10790 \\ \text { IF (.NOT.DMOD2) TUSED }=0.0 & \text { SYS } 10800\end{array}\)
CALL DEMOD (POINTS,CVRY, AVFREQ, CVRRMS, DCVRY,TUSED) SYS 10810
TUSED \(=0.0\)
SYS10820
CALL DEMOD (POINTS,MVYB,AVFREQ,VYRMS,DMVYB,TUSED) SYS 10830
IF (.NOT.DMOD2) TUSED=0.0 SYS10840
CALL DEMOD (POINTS, CVYB, AVFREQ, CVYRMS, DCVYB,TUSED) SYS 10850

\section*{TUSED \(=0.0\)}

SYS 10860
CALL DEMOD (POINTS,MVBR,AVFREQ,VBRMS,DMVBR,TUSED) SYS10870
IF (.NOT.DMOD2) TUSED=0.0 SYS 10880
CALL DEMOD (POINTS, CVBR, AVFREQ, CVBRMS, DCVBR,TUSED) SYS 10890
IF (SPEC.OR.SPEC3) CALL FOSPEC(POINTS,1,2048,DCVRY) SYS10900
IF (SPEC3) CALL FOSPEC(POINTS,1,2048,DCVYB) SYS 10910
IF (SPEC3) CALL FOSPEC(POINTS,1,2048,DCVBR) SYS 10920
IF (SPEC.OR.SPEC3) CALL FOSPEC(POINTS,1,2048,DMVRY) SYS10930
IF(SPEC3) CALL FOSPEC(POINTS,1,2048,DMVYB) SYS10940
IF(SPEC3) CALL FOSPEC(POINTS,1,2048,DMVBR) SYS 10950
SYS 10960
SYS 10970
SYS 10980
SYS 10990

\begin{tabular}{lll} 
DATA TITLLB/'VRY (KV',') SYS & SY 11020 \\
SYS 11030
\end{tabular}

DATA TITL3B/'VBR (KV',')
DATA TITL4B/'DVRY (K','V) \(\because \prime\) SYS 11050
DATA TITL5B/'DVYB ( K ','V) \(\quad\) SYS 11060
DATA TITL6B/'DVBR (K','V) '/ SYS 11070
LONG=.TRUE.
IF (DMOD2) CALL GRAF6(POINTS, 6, MVRY, MVYB, MVBR, DMVRY, DMYYB, DMVBR, SYS 11090
    +TITLB, TITLIB,TITL2B,TITL3B,TITL4B,TITL5B,TITL6B,LONG,NPERSQ, SYS 11100
    +GINFO1, GINFO2, GINF03,55.0,55.0,55.0,15.0,15.0,15.0) SYS 11110
    IF (.NOT.DMOD2) CALL GRAF6(POINTS, 6,MVRY,MVYB, MVBR, DMVRY,DMVYB, SYS 11120
    +DMVBR,TITLB,TITL1B,TITL2B,TITL3B,TITL4B,TITL5B,TITL6B,LONG,NPERSQ,SYS 11130
    +GINFOB,GINFO2,GINFO3,55.0,55.0,55.0,15.0,15.0,15.0) SYS 11140
    SYS 11150
    SYS 11160

    DATA TITL2C/'CVYB \(\because \prime(\mathrm{KV}) \quad!1 /\) SYS 11200
    DATA TITL3C/'CVBR \(\because \prime(\mathrm{KV}) \quad 1 /\) SYS 11210
    \(\begin{array}{llll}\text { DATA TITL4C/'DCVRY } & \prime \prime(K V) & 1 / & \text { SYS } 11220 \\ \text { DATA TITLSC 'DCVYB } & \prime(\mathrm{KV}) & 1 / & \text { SYS } 11230\end{array}\)
    DATA TITLSC/'DCVYB \(\quad\) ''(KV) \(1 /\) SYS 11230
    DATA TITL6C/'DCVBR ','(KV) '/ SYS 11240
    LONG =. TRUE.
    IF (DMOD2) CALL GRAF6(POINT
    +TITLC,TITLIC,TITL2C,TITL3C,TITL4C,TITLSC,TITL6C,LONG,NPERSQ, SYS 11270
    +GINFO1, GINFO2, GINFO3,55.0,55.0,55.0,15.0,15.0,15.0) SYS 11280
    IF (.NOT.DMOD2) CALL GRAF6(POINTS,6,CVRY,CYYB,CVBR,DCVRY,DCVYB, SYS 11290
    +DCVBR,TITLC, TITLIC,TITL2C, TITL3C,TITL4C,TITLSC,TITL6C, LONG, NPERSQ,SYS 11300
    +GINFOB,GINFO2, GINFO3,55.0,55.0,55.0,15.0,15.0,15.0) SYS 11310
                                    SYS 11320
                                    SYS11330
\begin{tabular}{|c|c|c|c|c|}
\hline & ***サ***** & ********* & ********* *+****** & ******** SYS11340 \\
\hline DATA & TITLD/'BOTH DEM' & ODULATED & WAVEFOR', 'MS & '/SYS11350 \\
\hline data & TITLID/'DMVRY & (KV) & & SYS11360 \\
\hline data & TITL2D/ 'DMVYB & '(KV) & & SYS11370 \\
\hline DATA & TITL3D/'DMVBR & ' (KV) & & SYS11380 \\
\hline data & TITIAD/'DCVRY & ' (KV) & & SYS11390 \\
\hline DATA & TITLSD/ 'DCVYB & '(KV) & & SYS 11400 \\
\hline data & TITL6D/'DCVBR & '(KV) & & SYS 11410 \\
\hline
\end{tabular}

IF (.NOT.DMOD2) CALL GRAF6(POINTS, 6, DMVRY, DMVYB, DMVBR, DCVRY, DCVYB, SYS 11430 +DCVBR,TITLD,TITL1D, TITL2D,TITL3D,TITL4D, TITL5D, TITL6D, LONG, NPERSQ, SYS 11440 +GINFOB,GINFO2,GINFO3,15.0,15.0,15.0,15.0,15.0,15.0) SYS 11450 IF (DMOD2) CALL GRAF6(POINTS, 6, DMVRY, DMVYB, DMVBR, DCVRY, DCVYB, DCVBR, SYS 11460 +TITLD,TITL1D,TITL2D,TITL3D,TITL4D,TITLSD,TITL6D,LONG,NPERSQ, SYS 11470 +GINFO1,GINFO2,GINFO3,15.0,15.0,15.0,15.0,15.0,15.0) SYS11480
\begin{tabular}{|c|c|c|}
\hline C & & SYS 11490 \\
\hline & ...CALLS TO GRAF6 BELOW OUTPUT MANY MORE CYCLES & SYS 11500 \\
\hline C & THAN CAN be plotted on the 'imlac' system. & SYS 11510 \\
\hline C & & SYS 11520 \\
\hline C & THE PLOT CODE MUST BE SENT TO THE DRUM PLOTTER & SYS 11530 \\
\hline c & & SYS 11540 \\
\hline & GOTO 140 & SYS 11550 \\
\hline 135 & NPERSQ \(=25\) & SYS 11560 \\
\hline & LONG \(=\).TRUE. & SYS 11570 \\
\hline C & & SYS 11580 \\
\hline C & & SYS 11590 \\
\hline C &  & SYS 11600 \\
\hline & data titlg /'measured', and cal','culated ','line vol','tages '/ & /SYS11610 \\
\hline & DATA TITLIG/'VRY M (','KV) ! & SYS 11620 \\
\hline & DATA TITL2G/'VRY C (','KV) I/ & SYS 11630 \\
\hline & DATA TITL3G/'VRY M (','KV) !/ & SYS 11640 \\
\hline & DATA TITL4G/'VRY C (','KV) !/ & SYS 11650 \\
\hline & DATA TITLSG/'VRY M (', 'KV) I/ & SYS 11660 \\
\hline & DATA TITL6G/'VRY C (', 'KV) '/ & SYS 11670 \\
\hline & CALL GRAF6 (POINTS , 2 ,MVRY, CVRY, MVRY, CVRY, MVRY, CVRY, & SYS 11680 \\
\hline & +TITLG,TITL1G,TITL2G,TITL3G,TITL4G,TITL5G,TITL6G,LONG,NPERSQ, & SYS 11690 \\
\hline & +GINFOB, GINFO2, GINFO3,55.0,55.0,55.0,55.0,55.0,55.0) & SYS 11700 \\
\hline c & & SYS11710 \\
\hline C & & SYS 11720 \\
\hline C &  & SYS11730 \\
\hline &  & /SYS11740 \\
\hline & DATA TITLIH/'DMVRY (','KV) '/ & SYS 11750 \\
\hline & DATA TITL2H/'DCVRY (','KV) !/ & SYS 11760 \\
\hline & DATA TITL3H/'DMVRY (', 'KV) '/ & SYS11770 \\
\hline & DATA TITL4H/'DCVRY (','KV) !/ & SYS 11780 \\
\hline & DATA TITLSH/'DMVRY (','KV) '/ & SYS11790 \\
\hline & DATA TITL6H/'DCVRY (','KV) '/ & SYS 11800 \\
\hline & CALL GRAF6 (POINTS, 2, DMVRY, DCVRY, DMVRY, DCVRY, DMVRY, DCVRY, & SYS 11810 \\
\hline & +TITLH, TITL1H, TITL2H, TITL3H,TITL4H,TITLSH, TITL6H, LONG,NPERSQ, & SYS 11820 \\
\hline & +GINFOB, GINFO2, GINFO3,15.0,15.0,15.0,15.0,15.0,15.0) & SYS 11830 \\
\hline C & & SYS 11840 \\
\hline C & & SYS 11850 \\
\hline & .. End of main program exept for format statements & SYS 11860 \\
\hline c & & SYS 11870 \\
\hline c & & SYS 11880 \\
\hline & GOTO 140 & SYS 11890 \\
\hline & \(\operatorname{WRITE}(6,791)\) & SYS 11900 \\
\hline & GOTO 140 & SYS 11910 \\
\hline & WRITE \((6,799)\) & SYS 11920 \\
\hline & CONTINUE & SYS 11930 \\
\hline &  & SYS 11940 \\
\hline & FORMAT (1H , 3(F7.3, 1X) , 1X, 3(F7.4, 1X) , 3(1X,F8.3)) & SYS11950 \\
\hline & FORMAT (//52H***** CHECK \(=0\) ON EXIT FROM 'VZEROS' -CHANNEL 1 nn***) & SYS 11960 \\
\hline & FORMAT (//52H***** CHECK \(=0\) ON EXIT FROM 'VZEROS' -CHANNEL 2 n****) & SYS11970 \\
\hline & FORMAT (//52H***** CHECX \(=0\) ON EXIT FROM 'VZEROS' -CHANNEL \(3+\pi+\pi+\) ) & ) SYS11980 \\
\hline & FORMAT (1H ,6(F8.3,2X) & SYS 11990 \\
\hline & FORMAT (///20H INPUT DATA DETAILS, & SYS 12000 \\
\hline &  & SYS12010 \\
\hline &  & SYS 12020 \\
\hline & +///49H RED YELLOW BLUE & SYS 12030 \\
\hline &  & SYS 12040 \\
\hline & +//16H NO. OF 2EROS , 3 ( \(110,2 \mathrm{X}\) ), & SYS 12050 \\
\hline & +//16H NO. OF CYCLES , 3 (I10,2X), & SYS 12060 \\
\hline & +//16H FREQUENCY ,3(F10.2,2X),///) & SYS 12070 \\
\hline & FORMAT(//13H POINTS \(=\), I5,//) & SYS 12080 \\
\hline & FORMAT (//46H SENSE OF CROSSING POINTS... \(+1 .+1 \mathrm{VE}\) GRADT., & SYS 12090 \\
\hline & +/46H ----------------.-.----- 0 - UNDEFINED & SYS 12100 \\
\hline & +/46H -1 = ' VE GRADT & SYS 12110 \\
\hline & +//59H ----------DATA----------------CALC----...... & , SYS 12120 \\
\hline & +/55H J \(\quad \begin{array}{llllll} \\ \text { H }\end{array}\) & SYS 12130 \\
\hline & FORMAT( \(1 \mathrm{H}, 12,8 \mathrm{X}, 12,5 \mathrm{X}, \mathrm{I} 2,5 \mathrm{X}, \mathrm{I2}, 12 \mathrm{X}, \mathrm{I} 2,5 \mathrm{X}, 12,5 \mathrm{X}, \mathrm{I} 2\) ) & SYS 12140 \\
\hline & FORMAT(////////9H LOOP NO., I2,11H DELTA \(=, 58.4,5 \mathrm{H}\) RADS, & SYS 12150 \\
\hline &  & SYS 12160 \\
\hline & FORMAT (1H,I4,5(F9.5) & SYS12170 \\
\hline
\end{tabular}


\section*{APPENDIX K}

TWELVE-PULSE TCR CONTROL PROGRAM LISTING

V81．18－38
\[
\begin{aligned}
& \text { MAME thyristor firing_routine } \\
& \text { NOLIST COrt } \\
& \text { GLOBAI firBSut, } \\
& \text { HLOEAL CODEBASEGQ, DATABASEQQ, CONSTEASEQQ } \\
& \text { ASSUME DS:DATABASEGG }
\end{aligned}
\]

SECTION pascalprocedure，CLASS＝INSTRQG ；assembley routine to fire thyristors．．．．．．．12－pulse
：Ealled from main prog after voltage zero detected
algorithm subtracts sine value from measured value and integrates
；testing value against a limit．fires thy．when limit reached
：only outputs a short pulse for thyristor firing
，
；loop delay values set to values suitable ror nol compensator，Values for the other two compensators must be set in RAM after download
:
positive half cycle
:
tirBsub
firel LEA SI，sinel XOR BX，BX MOU CH，fall
start1 MOU DX，fBFBD日H OUT DX，AX． MOU CL．，fBFH SHK CL．，©． XIIR AH，AH IN AL．DX MOV CL， f 89 H MOU CL，\(£\) B CMF CH，£の日 CMF CH，f
JE 1at．1 JE 1at．l moU CL，［SI］ CMF fil．Cl a：neq1 SUE AI．， 1 AlJD EX，AX JMF con E：IE CL，AI mov \(A, A_{1}\) Mo MI E：X，AX JA suti！
；12－pulse thyristor firing routine ；positive half cycle section
load address of adc
initiate conversion
：conversion delay
：set ah to zero
input samplo
loop delay to adjust sampling frequency sine curve based on 74 usecs sample time ：test whwther one of first nine samples ；jump to labl if after nine samples
：hov current value of sine curve from memory ；decide whether？sample \＆sine，jap to neql if it is．
subtract sine froin samrle
fidd difference to summation store
II \(\overline{A L}\) ，subtract AL from CL
put difference inter \(\mathrm{Al}^{\text {p }}\)
tfest \(A X\) aqainst Ex－－if \(A X B X\) make \(A X=B \times 50\)
：that \(B X\) is spt to eero in the subtraction
auv \(A x . E x\)
जalu \(A X . E X\)
0060000 EI
10000日G0C R10F
00000日6F. D21:
40000010 32E4
00000012 EL
H0000013 E109
00000015 D219
4ดด 90017 80FD0日
0000001 A 740
01500001C FECD
Н0日0001E 8A日C
000000203 AL .
¢40000022 7207
000000242 AL
611000026 03D8
日8ロロロ日28 E9日C世
แ日ण00028 2AC8
00000020 BA! I
Hย00602F 3ED8
00000831 776
घघอดอดз3 8BC3
\begin{tabular}{|c|c|c|c|c|}
\hline 53 & ¢00006035 & 2ED3 & subl & SUE EX，AX \\
\hline 54 & 40000037 & 81FE7C10 & cont & CMP SI，f107CH \\
\hline 55 & 0000003E & 7201： & & JE nert． \\
\hline 56 & 00000030 & 81FEBF10 & & CMP SI，£10BFH \\
\hline 57 & 00000041 & 7716 & & JA 1ab＇ \\
\hline 50 & 040000043 & \(81 F B 0001\) & & CMI＇BX，£0100H \\
\hline 59 & 00000047 & 7713 & & JA firea \\
\hline ． 0 & 010000049 & 46 & next & JNC SI \\
\hline 61 & 0000084 A & EBBI， & & JMP start 1 \\
\hline 62 & 6900004C & bagefo & tirea & MOU DX，£GFO日GH \\
\hline 63 & 0000004F & E001 & &  \\
\hline 64 & 10000051 & EE & & HuT DX，AL \\
\hline 65 & 00000052 & E114 & & MOU CL，f．ioll \\
\hline 6ó & 04000054 & D2E9 & & SHR CLL，CL \\
\hline 67 & 00000056 & BOb 5 & & MOU AL，faOH \\
\hline ： 53 & 010000058 & EE & & HUT DX，AL． \\
\hline 69 & & & & \\
\hline 70 & & & & \\
\hline 1 & & & & \\
\hline 72 & & & & \\
\hline －3 & 40000059 & BADOF8 & 1ab2 & MOU DX，£ EF800H \\
\hline 74 & 0000005c & & & DUT DX，AS \\
\hline ， 5 & \(4000005 D\) & B10F & & MOU CL，E®FH \\
\hline 76 & 00000055 & D2E： & & SHR CL．CL \\
\hline \(7 \%\) & H0000061 & 32E4 & & XOR AH，AH \\
\hline 78 & 00000063 & E． & & IN AL．，DA \\
\hline 79 & 60000064 & B109 & & MOU CL，£GOH \\
\hline 80 & 00000066 & D2E\％ & & SHF CL，CL． \\
\hline \＆1 & 60000068 & \(3 \mathrm{CB7}\) & & CMP AL，£87H \\
\hline 82 & 0000006A & 7235， & & JB endt \\
\hline 83 & 00000006C & BADC & & muv CL，［SI］ \\
\hline 84 & 0000日g6E & 3AC1 & & CMF AL，CL \\
\hline 65 & 418000070 & 7297 & & JI：neq2 \\
\hline 86 & 00000972 & 2ACI & & SUE：AI．， 1 \\
\hline \(3)\) & 49000074 & 0308 & add2 & ADi）EXX，AX \\
\hline 88 & 00080076 & E90CEu & & JMP cont？ \\
\hline 89 & 54000079 & 2AC8 & nog2 & SUE CL，AL \\
\hline 90 & 00000978 & BACI & & MOU Gi．，C． \\
\hline 51 & H1900007D & 3ED日 & & （MP t：X，AX \\
\hline 92 & 0000067F & 174？ & & JA sub： \\
\hline 43 & 40000081 & 88C3 & & miv \(A X, E x\) \\
\hline 94 & 00000083 & 2ED 3 & sutiz & SUB \(\mathrm{BX}, \mathrm{AX}\) \\
\hline \％ & 49000885 & B1FE9319 & contz & LMP S1，£1093H \\
\hline 96 & คия0日68 & 724．5 & & JS next？ \\
\hline \％ & нव89098E & 81FE0002 & & 1 AF EX，f8200H \\
\hline 98 & В000日日兵 & ブロ & & Jit tram \\
\hline 95 & ：151000691 & 46 & arrat & 1 HC 51 \\
\hline 184 & 00日0日092 & EEC： & & Jiap lint \\
\hline 141 & 048060094 & Bagefa & fireb & HOU DX，fat babl \\
\hline 162 & 日0080097 &  & & MOU Al，fetil \\
\hline 163 & 40800899 & EE： & & ，117 lXX，AL \\
\hline 104 & 日0日日agya & B11H & & MuU EL．，£1，＋1 \\
\hline
\end{tabular}

> ; test Sl for \(>60\) degrees
> isample again if \(S I\) \& 60 degrees
> itest \(\operatorname{GI}\) for \((150\) degrees
> ;if \(>150\) degrees disallow 1 st pulse
> : test \(B X\) against first limit
> j jump to firea when imit exeeded
> : update pointer to sine curve
> fire thyristor... one short pulse
```

continue the integration process until a
2nd limit gives a 2nd firing pulse

```
```

get next sample

```
get next sample
;
;
:
:
sample loop delay
sample loop delay
; test for end of half-cycle
; test for end of half-cycle
: ADV current value of sine curve from memory
: ADV current value of sine curve from memory
if?sample ( sine,jmp to negl
if?sample ( sine,jmp to negl
;
;
subtract sine from sample
subtract sine from sample
: add difference to summation store
: add difference to summation store
&: \AL , subtract AL from CL
&: \AL , subtract AL from CL
:put difference into Al
:put difference into Al
test AX against EX--if AX)BX make AX=BX so
test AX against EX--if AX)BX make AX=BX so
that EX is set to zero in the subtraction
that EX is set to zero in the subtraction
test Sl for, %a degrees
test Sl for, %a degrees
sample aqain it fr < 96 deqrees
sample aqain it fr < 96 deqrees
test EX aqainst second limit
test EX aqainst second limit
jund to fireb when 2nd linit exeeded
jund to fireb when 2nd linit exeeded
&odate pointer to sine curve
&odate pointer to sine curve
firp thuristor...ane short pulse
```

firp thuristor...ane short pulse

```
\begin{tabular}{|c|c|c|}
\hline \[
\begin{aligned}
& \text { ~im } \\
& \text { vor. } 18-
\end{aligned}
\] & \multicolumn{2}{|l|}{3086／8088} \\
\hline 3 L & 4000009C & D2E 9 \\
\hline 106 & 0000009E & B （6） \\
\hline \(14 \%\) &  & EE： \\
\hline 16. & & \\
\hline 169 & GU0000al & EAO日F \\
\hline 110 & 00000日a & Fl \\
\hline 111 & G00日0日AS & B19F \\
\hline 112 & ORODBGA） & D2E＇\({ }^{\text {¢ }}\) \\
\hline 115 & GH0日00A9 & EC \\
\hline 114 & ODOD日BAA & 3C84 \\
\hline 115 & HEOGOQAC & 77F3 \\
\hline \[
\begin{aligned}
& 110 \\
& 117
\end{aligned}
\] & & \\
\hline \[
\begin{aligned}
& 118 \\
& 114
\end{aligned}
\] & & \\
\hline 1.20 & & \\
\hline 121 & & \\
\hline 12 & 090000AE & 80368500 \\
\hline 123 & 0060日082 & 33D \\
\hline 124 & 90900日84 & 8599 \\
\hline 125 & 90008086 & BAE日F 3 \\
\hline 126 & 90000089 & EF \\
\hline 127 & O0日0日0BA & E1－1． \\
\hline 124 & \(4000008 C\) & D2E9 \\
\hline 129 & 0000bobe & 32E4 \\
\hline 159 & 960000C0 & EC \\
\hline 1.11 & H0日0日0． 1 & B108 \\
\hline 132 & \(000009 C 3\) & D2E\％ \\
\hline 133 & ¢00000C5 & 80FD日g \\
\hline 134 & 0日00日8c8 & 740： \\
\hline 135 & H0GO日GCA & FECD \\
\hline 136 & 00000日cc & 8AEC \\
\hline 1.7 & \％09000CE & 3AC1 \\
\hline 138 & 000060D & 72611 \\
\hline 139 & 90日00002 & 2AC1 \\
\hline 140 & \(000009 D 4\) & 3EU．； \\
\hline 1.41 & 149000D6 & 7742 \\
\hline 142 & 000000 DS & 8tas \\
\hline 145 & 9090000A & 2BD8 \\
\hline 144 & O日BO日ODC & E90664 \\
\hline 145 & u90000DF & 2AC8 \\
\hline 146 & Q808BUE 1 & Btic． \\
\hline \(1+7\) & H40000E3 & 43D8 \\
\hline 148 & O日0日日QES & 81FEB111 \\
\hline 149 & ดН0000E9 & 720C \\
\hline 158 &  & 81fE301i \\
\hline t：1 &  & 7716 \\
\hline 152 & 900bebr 1 & 81Fbamis \\
\hline 12.3 & 与4B4日成 & 7763 \\
\hline 154 & 8日0日8日为 & 4 \\
\hline 1：5 &  & EBEC \\
\hline 156 & ¢0¢06GFA & EABAF！ \\
\hline
\end{tabular}




\[
\begin{gathered}
\text { Page } \\
24-\text { Oct-83 12:27:23 }
\end{gathered}
\]
```

CMF AL, fBO|| ;cherk for pos going zero crossino...
JMF tirel
RLT f4

```

GECTION sdkB8, const, CLASS=DATAGG
reference sine wave ... plus/minus \(=127\)
first sample at 100 as subsequent dt \(=75 \mathrm{us}\) pt. s per \(1 / 2\) cuc \(=132\)

BYTE \(130,132,135,137,140,142,144,147,149,151,153,156,158\)

BYTE \(\quad 169,162,165,167,169,171,173,175,177,179,181,183,185\)

EYTE \(187,189,191,193,194,196,198,199,201,203,204,206,207\)

EYTE 208, 210, 211,212,213,215,216,217,218, 219, 220, 221, 221

DYTE 222, 223, 223, 224, 225, 225, 226, 226, 226, 236, 227, 227, 227

I:YTE \(227,227,227,227,227,226,226,226,225,225,224,224,223\)
I.YIE \(\quad 23.222,221,226,219,218.217,216,215,214,213,212,211\)
: 116 49, 248, 246, 205, 204, 202, 290, 199, 197, 195, 194, 192, 19
1.f1E \(1: 38,146,185,183,181,1 / 9,1 / 7,174,172,176,168,166,164\)


996947
\(\mathrm{H} \cdot \mathrm{C}\)

40000085 7C7A7775 72706 EGB 65676562 60
\(\therefore 3900000092\) 5E5C5957 5553514 i 40484947
45
0000009F 43413F3D 3C3A383． 55333236

GOO日OOAC 2E2C2B2A 4232221

21 201FiFiE 1D1D1C15 1C1C1E1E 181B1B1B 1B1C1C1I 1DIDIE1E 1F202122 2324252

2 B
\(2 D 2 E 303\)
3234365 s\％3E3C3E －445：85 SC5F6163 65686 A ． ， 37

ด日000167 7A7D7F

258
次 1

DYTE \(162,159,157,155,153,156,148,146,143,141,139,136,134\)

IVTE \(132.129,127\)

EYTE 124，122，119，117，114，112，11日，107，105，103，101，98， 96

GYTE \(94,92,89,87,85,83,81,79,77,75,73,71,69\)

LYTE 67，65，63，61，60，58，56，55，53，51，50，48， 47

VYTE \(46,44,43,42,41,39,38,37,36,35,34,33,33\)

I：YTE \(32,31,31,36,29,29,28,28,28,28,27,27,27\)

UYTE \(27,27,27,27,27,28,28,28,29,29,30,30,31\)

IYTE 31，32，33，34，35，36，37，38，39，48，41，42， 43

VYTE \(45,46,48,49,50,52,54,55,57,59,60,62,64\)

I：YIE \(\quad\) \＆．6，68，69，71，73，75，77，86，82，84，86，88，96

YIE \(95.97,9 \%, 191,144,106,108,111,113,115,118,128\)
ASM 8086/8088 SYMEOL TABI.F: \(8086 / 808\)
\((8560)\)
Fage
24 -act- 123 12:27:23
Section \(=\) SDKBE. CONSY, Class \(=\) DATAQQ, Aligned to gangogia, Size \(=000001 G A\)


Section \(=\) PASCALFROCEDURE, Class \(=\) INSTRQQ, Aligned to 0000001日, Size \(=00000162\)
\begin{tabular}{|c|c|}
\hline H101 & 00000026 \\
\hline CONT & --0000003; \\
\hline END1 & --60000031 \\
\hline FIRE & --0b0000AE \\
\hline F ItSE & --00000142 \\
\hline LAE & --00000197 \\
\hline dtX & --00000091 \\
\hline & 00000120 \\
\hline & \\
\hline
\end{tabular}
ADD2-
CONT2
END3
FIREA
LAB1
NEG1
NEXT3
START1
SUB3
ntound Globals
CODEEASEQQ…-.-.-00000000
CONSTBASEQR--.-. - - - -
DATABASE日G… .-. - 0.0000000
```

    2S1 Lines Kean
        2S1 Lines Kean
    ```
ADD4-
CONT4
FIRE1-
FIREC
LAB3
NEXT
POS3
SUB1



\section*{INTRODUCTION}

Electric arc furmaces provide a clean and efficient way of melting scrap metal for the production of steel, but they are well known for the effects that they can have on the supply system, particularly voltage fluctuations and consequent tungsten filament lamp flicker. There is considerable interest in the use of shunt compensators for the control of these voltage variations, and a number of methods such as saturated reactors and thyristor controlled devices have been employed. One of the requirements of such equipment is that it should have a good speed of response \({ }^{(1)}\). (2) and the work on modelling described in this paper is part of an investigation of the advantages to be gained by the use of increased phase numbers for thyristor controlled shunt reactors.

It is naturally desirable in such a programme to be able to model the furnace and supply system, both experimentally and theoretically, in order to assess the merits of the different control configurations, but the random nature of the arc currents makes this a difficult task. Whilst a number of authors have described theoretical models \({ }^{(3)}\). very little is reported in the literature on the experimental modelling. Dugan \({ }^{(4)}\) describes a model using a transient network analyser with a harmonic current source to represent the furnace. However, as the author indicates this model does not attempt to incorporate the random nature of the current variations. Investigations by Dixon \({ }^{(5)}\) and others suggest that the pattern of variations produced by arc furnaces is almost independent of rating, which implies that results based on one particular furnace are likely to be applicable to others.

The model described in this paper makes use of the recorded current waveforms of a working furnace, thus introducing the necessary random current variations which are needed to judge the compensator performance.

\section*{Nature of the experimental model}

The basic concept on which the model is based is that the furnace be represented by a current sink which has a terminal current characteristic similar to that of a working furnace, whilst the electrical supply is represented by a constant voltage in series with a lumped parameter system impedance. The presence of transformers in the supply network, particularly those with star-delta connections, generates a coupling \({ }^{(6)}\) between phases which, whilst it can be ignored for balanced sinusoidal operation, is important for the unbalanced non sinusoidal currents of the arc furnace. This is a topic for which there appears to be little information available and one which needs further work. It is incorporated into the model by the use of a star-delta connected transformer in the supply system, although it is recognised that the transformer used may well not be an accurate representation of the full sized device. This coupling between phases means that the furnace and system must be modelled as a three phase unit rather than one single phase model. The ratio of reactance to
resistance of a typical supply network (Q factor) is high and the requirement to achieve a similarly high value of \(Q\) in the model demands the use of linear Iron cored inductors and suitable values of base current and voltage. These base values impose constraints on the choice of current sink, but the availability of high power electronic amplifiers, such as those used in electro-mechanical vibrators. means that these requirements can be achieved making direct coupled electronic amplifiers the most conventent form of current sink. The driving or input signal to the amplifiers could be derived in a number of ways. For example the current waveform of a furnace could be subjected to a spectral analysis and the input signal then synthesised using a random but weighted combination of the frequencies found in the waveform spectrum. The approach adopted for this work is to use waveforms recorded on a working furnace as the driving signal, and to this end records made by the CEGB with the co-operation of the steel makers have been made available to the authors, in the form of digitised data on magnetic tape. The information has been transferred to a main frame computer, enabling short sections to be chosen at will and transferred to the bench top model, described in detail in the next section. This form of data handling has been used, since it also allows computational analysis of the recorded data and easy access for comparison with the results of a computational model, work which is progressing in parallel with the experimental modelling.

The nature of this current sink means that whatever one does to the system voltage or impedance the current at the terminals of the furnace model will always be an exact copy of the recorded current. Thus when a compensator is connected to the model the arc furnace currents will remain unchanged. Since the recorded data is that of a fumace operating without a compensator this approach will neglect the small changes that will arise in furnace current due to the action of the compensator. However, the random nature of the furnace currents means that it is doubtful whether these changes could be quantified, but naturally the currents seen by the supply system, and consequently the system voltages, will change when a compensator is fitted.

\section*{Details of the model}

The model is based on the Templeborough Plant of British Steel Ltd., figure 1 shows the sallent features of the supply system. The recordings of phase voltage and current were taken at the 33 k bus bar by the CEGB using their D.R.F.A.M. \({ }^{(2)}\) equipment and for the recordings used in this paper furnace 2 was in operation. Following transfer of this data to the main frame computer at Liverpool short sections of recording can be selected at will and transferred to the model by paper tape, where it is held in RAM (figure 2). The time span of data held in the model is dependent upon the size of the memory, and at present is limited to 10 cycles, but it is intended to extend this soon. In addition to the three phase currents one of the voltages is also held in the memory and this
can be displayed for comparison with the measured model voltage.

Synchronisation of the currents to the voltage is achieved in two stages, whilst selecting the data in the mainframe computer the values of current at the instant of red phase voltage zero are identified and subsequenily loaded into known memory location in the RAM.

The phase locked loop (fig. 2) circuit generates two interrupt signals, one of which is at 50 Hz and coincides with the zero crossing of the red phase voltage. This is used to ourput the appropriate values of phase currents. The 5 KHz interrupt signal is used to output the current values between zero crossing points, giving 100 samples per cycle. The digital values of current are passed to the voltage controlled current feedback amplifiers via three digital to analogue converters. The control of the system can be arranged to give either a single shot or repetative mode of operation.

The base voltage of the model is 100 V line, and the amplifiers are capable of sinking currents in excess of 3A. The results presented in the next section were taken when the model was initially constructed to demonstrate the feasibility of the approach. At this time the stardelta transformer was not specifically designed for the task, its impedance was such to limit the base current to a value of 1.4 A , and it does not represent the variation of system impedance with frequency (or rate of change of current). Similarly the variation of line impedance with frequency is not represented, however in this case the system impedance is dominated by the super grid transformer. The model is currently being rebuilt with components to give a base value current of \(5 A\) and a better representation of the system impedances including frequency variation.

As indicated in the introduction the model is part of an investigation of the advantages to be gained by the use of increased phase numbers for thyristor controlled shunt reactors. Such a device would normally be connected to the 33 KV bus of the supply system and It is the authors' intention to connect a compensator to the model at the terminals of the amplifiers representing the arc furnace. In order that different control st rategies can be readily implemented it is intended to make full use of mode in digital techniques in the compensator control system, which provide the facility for rapid reprogramming of the control algorithms. A number of different techniques have been described \((7)\) in the literature for assessing the flicker level of voltage variations and it is proposed to implement these techniques digitally, applying them to the voltage waveforms measured on the model once these have been transferred back to the main frame computer.

\section*{Results}

In order to check the suitability of the amplifiers as currents sinks the model was initially run in single phase mode using one of the recorded phase currents. Figure 3(h) shows the recorded phase current used as input to the amplifier whilst figure 3(a) shows the current waveform recorded on the model, over 5 cycles, and it is seen that they are in good agreement.

The model was then developed into the three phase form, and figure 4 and 5 show two phase currents both measured (upper trace a) and recorded (lower trace b) and again it is seen that the agreement between the two is good

Figure 6 shows one of the phase volisges, the upper trace again being the measured value from the model and the lower trace the recorded value. This later wan derived from the outpur of one of three voltages transformers connected in star at the 33 KV bis, whllat the former was recorded across one of three balanced resistors connected in star to the amplifier terninals. The distortons to the waveforms are evident and considering that the stardelta tranaformers in use when these recordings were made was not an exact representalimn of the super grid transformer supplying the furnace (SGT4, figure I) the agreement between the twn is encouraging.

\section*{REFERENCES}
i. Friedlander, B. and Young, D.J.. 1974,
"Requirements and compensation methods for scrap melting arc furnaces". Proc. Int. Conf. on Sources and Effects of Power System Disturbances, London, England.
2. Ashmole, P.H., Murray, B. E., and Young, D.J., 1980. "An assessment of compersation equipment for arc furnaces". Proc. U.l.E. 9th Int. Congress, Cannes, France.
3. Granstrom, S., 1980. "Computer studies of voltaye fluctuation caused by arc furnaces'. Proc. U.I.E. 9th lnt. Congress. Cannes, France.
4. Dugan, R.C.. 1977. "Simulation of arc fumace power systems". Paper PID 77-5. IEEE Indusirial Applicatlons Society Annual Meeting, Los Angeles, U.S.A.
5. Dixon, G.F.L., and Kendall, P. G., April 1972. "Supply to arc furnaces: measurement and prediction of supply voltage fluctuation". Proc.IEE. Vol. 119 No. 4.
6. Kron, G.. "Tensor analysis of networks" Wiley, New York 1938 and MacDonald, London, 1965.
7. Kirkby, H.J. A. and Lanyman, R.D. 1974 , 'Measuring voltage fluctuactions caused by electric arc furnaces". Proc. Int. Conf. on Sources and Effects of Power System Disturbances, London, England.

\section*{ACKNOWLEDGM ENTS}

The authors wish to thank the C.E.G.B. for thelr support in this work and their permission to use the recorded arc furnace data, and the University of Liverpool and Professor J.H. Leck for providing the laboratory facilities.


Figure 1 Supply to Templeborough Fumaces


Figure 2 Block diagram of experimental model

(a) model current
(b) furmace current

Figure 3 Current waveforms, single phase mode

(a) model current
(b) furnace current

Figure 4 Red phase current waveforms, three phase model


Figure 5 Yellow phase current waveforms, three phase model

(a) model voltage
(b) furnace voltage

Figure 6 Red phase voltage waveforms, three phase model

\title{
The Computational Modelling of an Electric Arc Furnace
}

\author{
D R Turner and I C Davis
}

The University of Liverpool

\section*{Introduction}

Residents of steel towns are frequently aware of the effects of electric arc furnaces on the supply system voltage level - as witnessed by the flicker of tungsten filament lamps. However, for certain steel making processes, this type of furnace represents the best production method, and thus there is considerable interest in possible methods of controlling voltage fluctuations. Control of voltage by shunt reactive compensators - particularly for relatively slow voltage changes, has been employed by power system authorities for some time, and following advances in solid state technology thyristor controlled static var compensators have been avallable for system voltage control (1). Along with saturated reactor compensators (2), thyristor controlled equipment (3) has been used by a number of installations to provide voltage and flicker control at arc furnace sites. One of the requirements of equipment used for this purpose is that it should have a fast speed of response. For thyristor controlled reactors, one possible way to reduce the response time is to increase the phase number, and the work described in this paper is part of a study of thyristor controlled reactors (T.CR's) with higher phase numbers.

To evaluate the performance of such equipment in the laboratory it is necessary to model, either computationally or experimentally the furnace and supply system. Both methods are being used by the authors, the experimental model is described elsewhere \({ }^{(5)}\), and both use a similar approach to the problem of the random nature of the furnace currents.

A number of workers have approached the modelling of arc furnaces in different ways. Granstrom (6) uses a value of arc resistance or current which is a function of time, using sinusoidal, square and random functions alone or in combination. Dugan (7) describes the use of a transient network analyser with harmonic current sources to represent the furnace, but comments that this does not represent the random nature of the furnace currents. The method described in this paper makes use of recorded values of furmace currents as the input to the model, which represents the supply system by constant resistance and inductance. Macedo (8) has shown that the system is a dynamic one and that the impedance changes with time, and it is well known that the system impedance is a more complex function of frequency than ( \(R+j w L\) ) due to the capacitance of the system as well as the nature of other loads. Both these effects are lgnored in the vork presented in this paper but the model is to be extended to include system capacitance.

\section*{Description of the Model}

Figure 1 shows the supply system to the Templeborough Plant of British Steel upon which both the computational and experimental models are based. The C.E.G.B. with the co-operation of the steel makers have recorded furnace currents and voltages at the 33 kV busbars and these records have been made available to the authors, figure 2 shows a few cycles of one phase current for the start up of a

56 MVA furnace. The aim of the model is to calculate the voltage at the 33 kV busbars given the furnace currents, thus these form an 'input' to the computer model.

Looking at figure 1, it is seen that the 33 kV busbar is supplied by stardelta transformers, and for the non-sinusoidal, unbalanced currents the dela connection introduces a coupling between phases, a topic which does not yet seem to have been considered in detail. For three phase transformers constructed on a single three limbed core there are mutual inductances between the phases which act as another source of coupling important to unbalanced operation, but these are ignored in the results presented here.

For a star-delta transformer shown in figure 3 the line currents on the delta side can be expressed simply in terms of the branch currents by the relationship:
\[
\left[\begin{array}{ll}
I_{\Delta L} & \\
\Delta L
\end{array}\right]=[C] \cdot\left[\begin{array}{ll}
I_{\Delta B}
\end{array}\right] \text { where }[C]=\left[\begin{array}{rrr}
1 & 0 & -1 \\
-1 & 1 & 0 \\
0 & -1 & 1
\end{array}\right]
\]

C is a singular matrix thus its inverse does not exist, physically this means that the branch currents [ \(I_{\Delta B}\) ] cannot be expressed in terms of [ \(I_{\Delta I}\) ] unless there is some additional condition, since any circulating current in the delta has no effect on the line currents. It is essential however that a relationship be derived in order to evaluate the line currents on the high voltage side of the Transformer since [ \(I_{\Delta L}\) ] are the"driving function " of the model. It was expected that the instanteneous sum of the furnace currents would be zero and inspection of the recorded current waveforms showed this to be so within experimental error, further any circulating currents in the delta must be due to zero sequence currents flowing on the high voltage star side of the transformer, and these are most likely to be sinusoidal in nature. Thus assuming that the circulating current is zero yields:
\[
\left[\begin{array}{ll}
I_{\Delta B}
\end{array}\right]=\frac{1}{3}\left[\begin{array}{rrr}
1 & -1 & 0  \tag{1}\\
0 & 1 & -1 \\
-1 & 0 & 1
\end{array}\right] \cdot\left[I_{\Delta L}\right]
\]

The line currents on the star side [ \(\mathrm{I}_{\mathbf{Y}}\) ] are related to the branch currents on the delta side \(\left[I_{\Delta B}\right.\) ] by the transformer turns ratio.

The voltages measured at the 33 kV busbars are phase values determined by three star connected voltage transformers. Assuming that these are identical and that the sum of the currents at the star point is zero then
\[
\left[V_{\Delta p}\right]=\frac{1}{3} \cdot\left[\begin{array}{rrr}
1 & 0 & -1  \tag{2}\\
-1 & 1 & 0 \\
0 & -1 & 1
\end{array}\right] \quad\left[V_{\Delta L}\right]
\]
and it is noted that this transformation is the transpose of that for the currents, equation (1).

Using a step-by-step technique with the fumace currents of the 33 kV busbars and their rates of change specified, the currents[ \(I_{Y}\) ] can be determined by equation (1), thus referring to figure 4
\[
\begin{equation*}
\left[V_{Y}\right]=\left[V_{B}\right] \quad-\quad L_{s} \cdot \underset{d t}{d} \cdot\left[I_{Y}\right] \tag{3}
\end{equation*}
\]
\(\left[\mathrm{V}_{\mathrm{LL}}\right.\) ] and \(\left[\mathrm{V}_{\mathrm{Y}}\right.\) ]are related by the transformer tums ratio, thus from [ \(\mathrm{V}_{\Delta \mathrm{L}}\) ] using equation (2) the voltages \(\left[V_{\Delta p}\right]\) are found and then
\[
\left[V_{f}\right]=\left[V_{\Delta p}\right]-\left(L_{r}+L_{f}\right) \frac{d}{d t}\left[I_{f}\right]-\left(R_{t}+R_{l}\right)\left[I_{f}\right]
\]

As the computation continues the variation of \(\left[\mathrm{V}_{\mathrm{f}}\right.\) ) with time is determined. It is necessary to achieve the correct phase relationship between the busbar voltage and the furnace currents. This is achieved by labelling the current values which occur at the points of measured busbar voltage zero crossing and ensuring that these coincide with the calculated voltage zero crossings by adjusting the phase of the voltage \(\left[V_{B}\right]\).

Results
Figures 5 (a) and (b) show the predicted and measured phase voltages for the red and blue phases over \(5 \frac{1}{2}\) cycles, and the distortion of the voltage waveform is clearly seen. - It is seen that whilst the magnitudes of the measured and predicted voltages are in reasonable agreement there is some discrepancy in the detailed shape of the waveforms, due to the limitations of the model mentioned earlier, this is obviously a topic which needs further investigation.

\section*{Acknowledgment}

The authors wish to thank the C E G B for their support, help and encouragement and Professor J H Leck and the University of Liverpool for providing the laboratory and computer facilities.

References
(1) Enberg, K., Frank, H. and Torseng, S. 'Reactors and capacitors controlled by thyristor for optimum power system VAR control" EPRI Seminar, Oct 1978, Duluth, Mirnesota, U S A.
(2) Kennedy, M W., Laughran, J. and Young D J. "Application of a static suppressor to reduce voltage fluctuations caused by a multiple arc furnace installation" I E E Conf. Pub. No 110, 1974.
(3) Seki, A., Nishidai, J. and Murotani, K. "Suppression of flicker due to arc furnaces by a thyristor-controlled VAR compensator" Paper A78 590-2 I E E E, PES summer meeting July 1978, Los Angeles, U S A
(4) Ashmole, P. H., Murray, B. E. and Young, D J. 'An assessment of compensation equipment for arc furnace supplies" Proc. UIE 9th Int. Congress, 1980, Cannes, France.
(5) Turner, D R., Watkinson P. and Davis, I C. 'Modelling of an electric arc furnace" To be presented at the I E E Int. Conf. Sources and effects of power system disturbances, London, May 1982.
(6) Granstrom, S. "Computer studies of voltage fluctuation caused by arc furnaces". Proc U I E 9th Int. Congress, 1980, Cannes, France.
(7) Dugan, R. C. "Simulation of arc furnace power systems" Paper P I D 77-5 I E E E Industry Applications Soc. Annual Meeting 1977 Los Angeles, US A.
(8) Macedo, F X. 'Monitoring of system impedance using arc fumace disturbances" Proc. 16th Universities Power Engineering Conference, April 1981, Sheffield, England.
(9) Kron, G., "Tensor analysis of networks" New York: Wiley 1938 and London: MacDonald 1965.


Figure 1 Supply to Templeborough Furnaces


Figure 2 Furnace current waveform


Figure 3 Star-Delta Transformer and derivation of secondary phase voltage


Figure 4 Equivalent Circuit

(a) Red Phase
— - recorded
___ calculated

(b) Blue Phase

Figure 5 Predicted and Measured Phase Voltage```


[^0]:    D. $V$ Waveform Regeneration Program Listing

