# Development of a 6-bit 15.625 MHz CMOS two-step flash analog-to-digital converter for a low dead time sub-nanosecond time measurement system 

Brian Keith Swann

Follow this and additional works at: https://trace.tennessee.edu/utk_gradthes

## Recommended Citation

Swann, Brian Keith, "Development of a 6-bit 15.625 MHz CMOS two-step flash analog-to-digital converter for a low dead time sub-nanosecond time measurement system. " Master's Thesis, University of Tennessee, 2000.
https://trace.tennessee.edu/utk_gradthes/9497

[^0]To the Graduate Council:
I am submitting herewith a thesis written by Brian Keith Swann entitled "Development of a 6-bit 15.625 MHz CMOS two-step flash analog-to-digital converter for a low dead time subnanosecond time measurement system." I have examined the final electronic copy of this thesis for form and content and recommend that it be accepted in partial fulfillment of the requirements for the degree of Master of Science, with a major in Electrical Engineering.

James M. Rochelle, Major Professor
We have read this thesis and recommend its acceptance:
T. Vaughn Black, Danny F. Newport, David M. Binkley

Accepted for the Council:
Carolyn R. Hodges
Vice Provost and Dean of the Graduate School
(Original signatures are on file with official student records.)

To the Graduate Council:
I am submitting herewith a thesis written by Brian Keith Swann entitled
"Development of a 6 -bit 15.625 MHz CMOS Two-Step Flash Analog-to-Dıgıtal Converter for a Low Dead Time Sub-Nanosecond Time Measurement System."
I have examined the final copy of this thesis for form and content and recommend that it be accepted in partial fulfillment of the requirements for the degree of Master of Science, with a major in Electrical Engineering


Dr. James M. Rochelle, Major Professor

We have read this thesis and recommend its acceptance


Dr. T. Vaughn Blalock


Dr. Danny F. Newport


Accepted for the Council:


Associate Vice Chancellor and Dean of The Graduate School

# Development of a 6-bit 15.625 MHz CMOS Two-Step Flash Analog-to-Digital Converter for a Low Dead Time SubNanosecond Time Measurement System 

A Thesis<br>Presented for the<br>Master of Science<br>Degree<br>The University of Tennessee, Knoxville

A

Brian Kerth Swann
May 2000

## Dedication

This thesis is dedicated to my parents Robert L. and Bertie L. Swann who have sacrificed much to give me unlımited opportunities in life which they never had and to my brother Rodger M. Swann who has always been there for me no matter what the circumstances.

## Acknowledgements

I would like to thank many people who have made this work possible. First, I would like to thank the members of my committee, which include Drs. J. M. Rochelle, my major professor, D. M. Bınkley, T. V. Blalock, and D. F. Newport. Special gratitude and recognition goes to Dr. Blalock who served on my committee as an emertus faculty member. Also, I would like to thank and recognize Dr. E. J. Kennedy for teaching and providing me with a good foundation in analog electronics as an undergraduate student.

I would like to acknowledge my employer, Concorde Mıcrosystems, Inc., for supporting my graduate school education and providing the opportunity to do this work. Many individuals at Concorde Microsystems were supportıve of this research. First, I would like to express my appreciation to Dr. Davıd Bınkley. Dave was one of the people responsible for getting me interested in integrated circuit design and has been without question, one of the most influentral people in my engineering career Also, I would like to thank Dr. Jim Rochelle who also has played a large role in my educational and career development at Concorde Microsystems. I would like to thank and recognize Lloyd Clonts who designed the ADC control logic and encoder based upon my specifications and provided CAD tool support. Charles Landen was tremendously supportıve during this research. Charles assisted in extensive literature reviews, constructed a comparator test board (Figure 5-11), assisted in making many difficult laboratory measurements, and helped with data collection and presentation. Also, I would like to thank Mark Long of CTI PET Systems, Inc. who constructed the complex ADC test circuit (Figure 5-3) Many discussions of ideas with Scott Puckett were also beneficial in this research. Stefan Siegel
provided encouragement and many insightful discussions on the fundamentals of PET. Additionally, Robert Nutt and Rhonda Goble offered contınuing support throughout my work. Finally, I would like to thank Allen Blalock for his encouragement to unconditionally finish my Master's degree.


#### Abstract

The development of a 6-bit 15.625 MHz CMOS two-step analog-to-digıtal converter ( ADC ) is presented. The ADC was developed for use in a low dead time, highperformance, sub-nanosecond time-to-dıgital converter (TDC). The TDC is part of a new custom CMOS application specific integrated circuit (ASIC) that will be incorporated in the next generation of front-end electronics for high-performance positron emission tomography imaging.

The ADC is based upon a two-step flash architecture that reduces the comparator count by a factor-of-two when compared to a traditional flash ADC architecture and thus a significant reduction in area, power dissipation, and input capacitance of the converter is achieved. The converter contains time-interleaved auto-zeroed CMOS comparators These comparators utllize offset correction in both the preamplffier and the subsequent regenerative latch stage to guarantee good integral and differental non-linearity performance of the converter over extreme process conditions. Also, digital error correction was employed to overcome most of the major metastabılity problems inherent in flash converters and to guarantee a completely monotonic transfer function.

Corrected comparator offset measurements reveal that the CMOS comparator design maintains a worse case input-referred offset of less than 1 mV at conversion rates up to 8 MHz and less than a 2 mV offset at conversion rates as high as 16 MHz while dissipatıng less than 2.6 mW . Extensive laboratory measurements indicate that the ADC achueves differential and integral non-lineanty performance of less than $\pm 1 / 2$ LSB with a $20 \mathrm{mV} / L S B$ resolution. The ADC dissipates 90 mW from a single 5 V supply and occuples a die area of $1.97 \mathrm{~mm} \times 1.13 \mathrm{~mm}$ in $0.8 \mu \mathrm{~m}$ CMOS technology.


## Table of Contents

1. Introduction ..... 1
1.1 Time Measurement Application for Positron Emission Tomography ..... 1
1.2 Time Measurement System Description and Requirements ..... 3
1.2.1 Time Measurement Overview ..... 3
1.2.2 TDC Specifications and Design Requirements ..... 7
1.2.3 ADC Specifications and Design Requirements ..... 10
1.3 Thesis Organization ..... 16
2. ADC Architecture Selection and Description ..... 18
2.1 ADC Overview and Architecture Requirements ..... 18
2.2 Traditional Flash ADC Architecture ..... 19
2.3 Two-Step Flash ADC Architecture ..... 23
3. ADC Design and Analysis ..... 31
3.1 Comparator Design and Analysis ..... 31
3.1.1 Comparator Overview and Fundamentals ..... 31
3.1.2 Motivation for an Auto-zeroed Comparator ..... 33
3.1.3 Limitations of Offset Cancellation Due to Charge Injection ..... 44
3.1.3.1 Channel Charge Injection Effects ..... 46
3.1.3.2 Clock Feedthrough Effects ..... 49
3.1.3.3 Techniques to Minimize Charge Injection in CMOS Circuits ..... 51
3.1.4 Comparator Offset Cancellatıon Techniques ..... 55
3.1.4.1 Input Offset Storage ..... 55
3.1.4.2 Output Offset Storage ..... 58
3.1.4.3 Multi-Stage Offset Storage ..... 61
3.1.5 Comparator Architecture Selection and Channel Implementation ..... 65
3.1.5.1 Comparator Offset Correction Topology ..... 65
3.1.5.2 Preamplıfier Desıgn and Analysis ..... 68
3.1.5.3 Regenerative Latch Design and Analysis ..... 78
3.1.5.4 MSB and OSB Comparator Channel Integration ..... 87
3.2 Reference Generation Circuitry and Analysis ..... 92
3.3 ADC Non-lınearity Analysıs ..... 97
3.4 Digital Error Correction and Encoder Description ..... 99
3.5 ADC Timing Information and Digital Controller Requirements ..... 104
4. ADC Transıstor Level Design, Layout, and Sımulation ..... 107
4.1 Preamplifier Desıgn, Layout, and Simulation ..... 107
4.2 Regenerative Latch Design, Layout, and Simulation ..... 117
4.3 Comparator Channel Design, Layout, and Simulation ..... 125
4.4 Reference Generation Design, Layout, and Simulation ..... 131
4.5 ADC Prototype Chip Design, Layout, and Simulation ..... 134
5. Experimental Results ..... 141
5.1 ADC Evaluation and Characterization ..... 141
5.1.1 ADC Test Methodology and Carcuitry ..... 141
5.1.2 DC Sweep Input Measurements ..... 146
5.1.3 Dynamic Code Density Measurements ..... 153
5.2 Comparator Offset Measurements ..... 158
6. Conclusions ..... 164
6.1 Summary ..... 164
6.2 Suggested Design Improvements ..... 165
List of References ..... 168
Vita ..... 173

## List of Tables

Table 2-1. Truth table for classical 3-bit flash ADC. ..... 22
Table 2-2. Truth table for 3-bit two-step flash ADC. ..... 27
Table 5-1. Corrected comparator offset measurements at 8 MHz and 16 MHz . ..... 162

## List of Figures

Figure 1-1. Basic principles of PET event coincidence detection. ..... 2
Figure 1-2. Block diagram of the high-performance LSO PET front-end ASIC. ..... 4
Figure 1-3. TDC system level timıng sıgnals. ..... 5
Figure 1-4 Block diagram of TDC architecture. ..... 11
Figure 1-5. TDC conversion timing diagram. ..... 13
Figure 1-6. TDC conversion timing diagram with sample-and-hold implementation. ..... 14
Figure 2-1. Block diagram of a classical 3-bit flash ADC architecture. ..... 20
Figure 2-2 Block dıagram of a 3-bit two-step flash ADC archutecture ..... 25
Figure 2-3. Prelımınary timing diagram of proposed 6-bit two-step flash ADC. ..... 29
Figure 2-4. Block diagram of the 6-bit two-step flash ADC architecture ..... 30
Figure 3-1. Circuit symbol and transfer function of an ideal voltage comparator. ..... 32
Figure 3-2. Ideal comparator transfer function including offset voltage effects. ..... 35
Figure 3-3. Two adjacent comparators in a flash or flash-type ADC archtecture. ..... 37
Figure 3-4. ADC transfer function with a mıssing code due to excessively large comparator offsets. ..... 40
Figure 3-5. Typical analog switch configurations available in CMOS technology. ..... 45
Figure 3-6. Sımple circuit configuration using a NMOS switch to illustrate channel charge injection effects. ..... 47
Figure 3-7. Simple circuit configuration using a NMOS switch to illustrate capacitive feedthrough effects. ..... 50
Figure 3-8. Simple circuit illustrating the use of a compensation transistor to minımize charge injection. ..... 53
Figure 3-9. Input offset storage calibration technique applied to a fully differential comparator. ..... 57
Figure 3-10. Output offset storage calibration technıque applied to a fully differentialcomparator.59
Figure 3-11. Mult1-stage offset storage calibration technique applied to a fully differential comparator. ..... 63
Figure 3-12. Timing diagram for a three-stage MSOS comparator architecture. ..... 64
Figure 3-13. Fully differential comparator offset correction topology implemented in the 6-bit ADC. ..... 67
Figure 3-14. Schematic diagram of the preamplifier used in the offset corrected comparator architecture. ..... 70
Figure 3-15. Small signal equivalent circuit of the output gain stage in the preamplifier. ..... 72
Figure 3-16. Schematic diagram of the regenerative latch used in the offset corrected comparator channel. ..... 79
Figure 3-17. Small signal equivalent circuit of the regenerative output stage in the latch circuit ..... 82
Figure 3-18. Regenerative latch response for different levels of input voltage overdrive. ..... 86
Figure 3-19. Most significant bit (MSB) offset corrected comparator channel. ..... 88
Figure 3-20. Other significant bits (OSB) offset corrected comparator channel ..... 89
Figure 3-21. Schematic diagram of the high-performance D flup-flop used in the comparator channel. ..... 91
Figure 3-22. An example of a thermometer code in a classical 3-bit flash ADC. ..... 100
Figure 3-23. Limited digital error correction provided from 3-input NAND gates. ..... 101
Figure 3-24. An example of comparator metastability in a 3-bit flash ADC. ..... 103
Figure 3-25. Two-step flash ADC timing diagram and control signals. ..... 105
Figure 4-1. Schematic diagram of preamplifier including transistor sizes (in $\mu \mathrm{m}$ ) and bias currents. ..... 108
Figure 4-2. Frequency response of the preamplifier with a 75 fF load capacitance. ..... 109
Figure 4-3. Transient response of the preamplifier with a 10 mV input overdrive. signal. ..... 111
Figure 4-4. DC sweep response giving the Vout vs. Vin transfer function of the preamplifier. ..... 112
Figure 4-5. DC sweep response showing the preamplifier's linear region of operation. ..... 113
Figure 4-6. DC sweep response of the preamplifier showing device currents and bias conditions. ..... 114
Figure 4-7. Preamplifier gain variation as a function of a 2-volt common-mode input range. ..... 116
Figure 4-8. Integrated curcuit layout plot of the preamplifier. ..... 118
Figure 4-9. Schematic diagram of regenerative latch including transistor sizes (in $\mu \mathrm{m}$ ) and bias currents. ..... 119
Figure 4-10. Frequency response of the regenerative latch in compare mode with a 25 fF load capacitance. ..... 121
Figure 4-11. Transient response of the regeneratıve latch in compare mode with a 10 mV input overdrive. ..... 122
Figure 4-12. Transient response of the regenerative latch in latch mode for different levels of input overdrive ..... 123
Figure 4-13. Integrated circuit layout plot of the regenerative latch. ..... 124
Figure 4-14. Schematic diagram of the MSB comparator channel with offset voltage generators. ..... 126
Figure 4-15. Transient response of comparator channel with 1 mV input overdrive and 5 mV offsets. ..... 128
Figure 4-16. Transient response of comparator channel showing comparator control waveforms. ..... 129
Figure 4-17. Transient response of comparator channel showing overdrive recovery performance. ..... 130
Figure 4-18. Transient response of comparator channel with 1 mV input overdrive and 50 mV offsets. ..... 132
Figure 4-19. Integrated circuit layout plot of MSB comparator channel. ..... 133
Figure 4-20. Partial integrated circuit layout of the resistive divider network. ..... 135
Figure 4-21. Abbreviated listing of the ADC simulation output file. ..... 137
Figure 4-22. Integrated circuit layout plot of the ADC prototype chip. ..... 140
Figure 5-1. Block diagram of experımental setup for testing the ADC ..... 143
Figure 5-2. Schematic diagram of test circuitry to fully characterize the ADC. ..... 145
Figure 5-3. Photograph of test board developed to evaluate the ADC. ..... 147
Figure 5-4. Typical measured versus ideal transfer function characteristics of the ADC . ..... 148
Figure 5-5. Typical ADC non-linearity performance from DC sweep input measurements. ..... 150
Figure 5-6. Integral non-linearity performance of all ADC chips from DC sweep input measurements. ..... 151
Figure 5-7. Differential non-linearity performance of all ADC chips from DC sweep input measurements. ..... 152
Figure 5-8. Differential non-lınearity of random data generated for code density test measurements. ..... 156
Figure 5-9. Differentual non-linearity performance of all ADC chips from code density measurements. ..... 157
Figure 5-10. Schematic diagram of test circuitry designed to evaluate comparator offset performance. ..... 159
Figure 5-11. Photograph of test board developed to perform comparator offset measurements. ..... 160

## Chapter 1

## Introduction

### 1.1 Time Measurement Application for Positron Emission Tomography

The precise electronic measurement of time between two physical events is very ımportant and fundamental in many experimental and applied systems. A tıme-to-dıgital converter (TDC) is one type of an electronic instrumentation system that is capable of measuring the time difference between two random events. Time-to-digital converters have a vanety of industrial and research applications. They are used in laser range finding where distance measurements are required, instrumentation and electronic test equipment such as digital storage oscilloscopes, positron emission tomographs and various highenergy physics experiments. The TDC described in this work is for use in commercial positron emission tomography (PET) medical imaging systems.

In a PET system, a positron emitting radionuclide is injected into the patient. When a positron comes into contact with an electron within the body, the two particles annihilate and produce two time comeident 511 keV gamma rays that are emitted 180 degrees apart. If two gamma ray detectors are placed on opposite sides of the body, the detection and coincidence measurement of two annihilation photons can be performed (Figure 1-1). Many gamma ray detectors are arranged in paralleled rings that encircle the patient to be imaged to generate a full tomographic data set [1]. A time measurement is required to detect the coincidence of two opposing gamma rays that hit two detector pairs. Coincidence refers to the arrival and detection of two events in a particular timing

window. Only the events that are in coincidence are accepted and all others are rejected. The line between the two detector pairs is known as the line of response. From the timing measurements, a histogram array of coincident events is then generated that contains all possible lines of response. The histogram array of all possible lines of response is called a sinogram. This sinogram is converted into a medical image through various reconstruction techniques.

Since in a PET system a large number of measuring channels is required, a key goal is to realize the TDC in standard low cost technologies, such as CMOS, while meeting the design challenges of high-performance sub-nanosecond time resolution. The TDC discussed here will be part of a new custom, front-end CMOS integrated circuit for high-performance Lutetum Oxyorthosilicate (LSO) PET imaging applications. The motivation for the development of a custom, front-end CMOS integrated circuit is the reduction in cost, size, and power while simultaneously increasing performance, reliability, and testability of the system

### 1.2 Time Measurement System Description and Requirements

### 1.2.1 Time Measurement Overview

An architectural description of this proposed front-end CMOS application specıfic integrated circuit (ASIC) is shown in Figure 1-2. The timing output of the constantfraction discriminator (CFD) is connected to the TDC where the event time is digitized with respect to the nising edge of the system clock. The CFD provides logic timing signal that is independent of the input sıgnal amplitude. Figure 1-3 shows the system level


Figure 1-2. Block diagram of the high-performance LSO PET front-end ASIC.

Figure 1-3. TDC system level timing signals.
timing waveforms that are relevant to the TDC. The event signal from the CFD is completely random with respect to the 16 ns system clock and serves as an asynchronous start command to the TDC. The 80 ns SYNC signal provides a synchronous stop command to the TDC. Thus, the objective is to digitize the time interval labeled $T_{\text {event }}$ in Figure 1-3. This tıme period can be divided into two major parts: a $T_{\text {fine }}$ time period and a $T_{\text {coarse }}$ time period. The $T_{\text {coarse }}$ time interval requires a coarse timing resolution of 16 ns and can be provided by just countıng the system clock once the event signal has been detected. The duration of the $T_{\text {coarse }}$ tume interval can ideally vary from 0 ns to 80 ns depending upon the occurrence of the event signal relative to the rising edge of the system clock. A fine timing resolution system is needed to resolve and determine the time interval $T_{\text {fine }}$. The $T_{\text {fine }}$ time interval is composed of the two time periods, which are $T_{e c}$ and $T_{a d d}$. The interval $T_{e c}$ is the total time from the event to the next rising edge of the clock. $T_{a d d}$ is a fixed time period and is simply the duration of one clock cycle. The tume period $T_{a d d}$ is added to the interval $T_{e c}$ to help improve the linearity of the tume interval measurement and perhaps relax the propagation delay requirements of the signal processing circuits. Note that the duration of $T_{\text {fine }}$ time interval can ideally vary from 16 ns to 32 ns depending upon the arrival of the event sıgnal relatıve to the rising edge of the system clock.

### 1.2.2 TDC Specifications and Design Requirements

For this sub-nanosecond time measurement application, the critical specifications and requirements of the TDC are:

- 250 ps time resolution
- Dead tume $<80 \mathrm{~ns}$
- Integral and Differential Non-linearity $< \pm 1 / 2$ LSB
- CFD circuitry will provide asynchronous START command
- 16 ns ( 62.5 MHz ) system clock and 80 ns SYNC signal used for synchronous STOP command
- Multi-hit and multn-channel TDC implementations are not required for this application since there is only one timing channel per ASIC
- Single 5 V supply compatibility in CMOS technology
- Final design for either stand-alone or integrated function in larger chip
- Cost equal to or less than $\$ 2.00$ for discrete electronic circuit which has a 2 ns tume resolution

The principle methods of time interval measurements were reviewed by Porat [2]. Many solutions to acheve nanosecond and sub-nanosecond TDCs in standard CMOS technologies have been recently reported [3-11]. So there are various TDC architectures one might consider using to satisfy these performance requirements. TDCs have traditionally been divided into two types: the current integration TDC being a highresolution analog converter and the dagtal counter TDC being a low resolution converter.

Recently, other alternative TDC architectures have emerged mainly of the delay-locked loop (DLL) approach or some variation which have achieved resolutions somewhere in between these two extremes.

The dıgital counter based TDC is relatıvely easy to design, but only very lımıted resolution can be obtained with reasonable clock frequencies. For the counter based approach, sub-nanosecond timing requires a clock frequency of over 1 GHz which would consume a great deal of power and be very difficult to implement in standard CMOS processes. With a fundamental system clock frequency of 62.5 MHz , the dagital counter based architecture gives a resolution of 16 ns with a $\pm 16 \mathrm{~ns}$ uncertainty and is therefore clearly unacceptable for this application However, this counter based method can be used to determine the $T_{\text {coarse }}$ timing information labeled in Figure 1-3.

DLL architectures rely on tuned delay elements to determine the resolution of the TDC. Basic CMOS gates are inverting and therefore two gates (inverters) are normally used as the fundamental delay element. As a result, most straight forward DLL architectures are limited to a time resolution that is basically the combined delay of two inverters in a given CMOS process For our application, the delay of two inverters must be tuned to an overall delay of 250 ps . There is substantial technical nisk and uncertannty whether tuned digital delays of 250 ps can be controlled over extreme process and temperature variations in $0.8 \mu \mathrm{~m}$ CMOS technology. Another major concern is the total number of tuned delay elements required for sub-nanosecond timing resolution. For our reference clock frequency of $62.5 \mathrm{MHz}, 64$ delay elements are required to achieve the desired 250 ps resolution. The 64 element delay line can be relatively long and therefore
these elements have a non-negligible amount of non-linearity due to process gradients. The lineanty of the delay lines is limited by the matching of mınımum sized logic delay elements. Therefore, to achieve good linearity performance, good matching between relatıvely small unit delay elements must be achieved and also systematic layout errors must be minimized. For these reasons, the fundamental DLL based TDC archıtecture was not selected for this application

Many variations of the DLL based TDC architecture have been developed to improve the time resolution beyond the basic delay of two inverters in a given CMOS technology $[4,5,8]$. These architectures contain some form of a tıming generator that achieves sub-gate delays and can be implemented in standard digital CMOS processes However, these architectures become more complex to design and are still susceptrble to the fundamental non-linearity problems associated with the delay lines.

Because of the issues associated with the digital counter based and the DLL based TDC architectures, the analog current integration approach was chosen to achieve a highperformance sub-nanosecond TDC. There are many ways to implement an analog current integration based TDC. The classical analog current integration TDC that utilizes a time-to-amplitude converter (TAC) followed by an analog-to-digital converter (ADC) was selected for this application. This architecture is appropriate for this application since high-resolution, good linearity, and fast conversion times are preferred while multi-hit capability and multi-channel integration is not necessary. In fact, a dıscrete TDC design that was based upon this approach, but with different specifications, was previously developed and successfully incorporated in an earlier time-of-flight PET tomograph over
ten years ago [12].
A block dagram of the chosen TDC architecture is shown in Figure 1-4. The major components of this TDC architecture consist of event capture circuitry, a TAC, an ADC, a coarse clock counter, digital control logic, and output regıster. The event capture circuitry generates a pulse whose width is proportional to the time difference between the event and the rising edge of the 16 ns system clock. This pulse width is labeled $T_{\text {fine }}$ in Figure 1-3 and will deaally vary in duration from 16 ns to 32 ns , depending upon the arrival of the event sıgnal relative to the system clock. The TAC receives this pulse as its mput sıgnal and generates a corresponding output voltage that is durectly proportional to the pulse width. The TAC output voltage ideally varies from 2.475 V to 3.75 V , depending upon the input pulse width. The ADC then digitizes this voltage. Meanwhile, the coarse clock counter starts counting the number of clock cycles that occurs before the rising edge of clock and the 80 ns SYNC signal. The ADC output code is then combined with the output of the coarse clock counter to generate a final timing code for that particular event. This tıming information is then stored in the dggital output register that can be accessed by the system at a later tıme. The control logic generates all the necessary tıming information and signals required to operate and interface to the TDC.

### 1.2.3 ADC Specifications and Design Requirements

A key component in the TDC architecture described above is the ADC To acheve the desired 250 ps time resolution, the system clock period of 16 ns needs to be resolved into 64 intervals or tume bins. Therefore, a 6-bit ADC with 64 channels is

Figure 1-4. Block diagram of TDC architecture.
required to achieve the desired time resolution. Also, to satisfy the TDC's integral and differential non-linearity specification of $\pm 1 / 2$ LSB, the ADC will need equal or better performance. The TDC dead time specification of 80 ns will determıne the required conversion speed of the ADC. The dead time specification for a TDC is typically defined as the tume from when an event is detected until the TDC is ready to accept another event. This time period must anclude the conversion times of the TAC and ADC plus any additional time allocation for reset or re-initialization of circuitry. A tuming diagram with tume allocation on each functional block to achieve the 80 ns dead time requirement is shown in Figure 1-5. This particular tuming configuration places very strıngent demands on the speed performance of the ADC . The ADC will need to run at a 62.5 MHz conversion rate to satisfy the dead time specification. In general, ADCs in this speed category can be very complex and demandıng to implement in CMOS technologies and also consume a good amount of power. Therefore, a sample-and-hold circuit was implemented at the system level to relax the performance requirements of the ADC.

The new proposed TDC timing diagram that includes the use of sample-and-hold circuit is shown in Figure 1-6. Through the utilization of a sample-and-hold circuit, a paralleled architecture is achieved which reduces the speed requirements of the ADC by a factor-of-five. The ADC must now digitize an input voltage within the allotted time of 80 ns instead of 16 ns . One subtle issue is that the input voltage presented by the sample-and-hold carcuitry to the ADC is only avalable for 64 ns . However, an extra 16 ns is avaulable to the ADC before the next conversion is required. Therefore, an ADC with a conversion speed of 15.625 MHz with a one clock cycle latency of 16 ns is acceptable.

Figure 1-5. TDC conversion timing diagram.


Figure 1-6. TDC conversion timing diagram with sample-and-hold implementation.

The focus of this work is the development of an ADC for use in a low dead tıme high-performance sub-nanosecond time-to-digital converter. The performance of the ADC should meet the following specifications:

- 6-bits of resolution
- Differentıal non-lınearity $< \pm 1 / 2$ LSB
- Integral non-linearity $< \pm \pm 1 / 2$ LSB
- Conversion rate of 15.625 MHz ( 64 ns ) with a latency of one clock cycle (16 ns)
- $62.5 \mathrm{MHz}(16 \mathrm{~ns})$ system clock used for timing and control logic
- Typical reference voltage of 1.275 V resulting in a $20 \mathrm{mV} / \mathrm{LSB}$ resolution
- Accommodation of a 2 V input range to the ADC with a typical input range from the TAC of 2.475 V to 3.75 V
- Significant offset error is tolerable since variations in the TAC output voltage will be corrected by system calıbration of the ADC reference voltage
- Low metastability error rate performance is not required since the total error rate of the time measurement system will be dominated by system level issues
- Single 5 V supply compatıbility in $0.8 \mu \mathrm{~m}$ CMOS technology


### 1.3 Thesis Organization

The selection of an appropriate ADC architecture for the time measurement system application is found in Chapter 2. Also, a detailed description of the proposed two step flash ADC architecture is presented.

The design and analysis of the major functional blocks of the ADC are given in Chapter 3 with special emphasis placed on the development of an auto-zeroed CMOS comparator. After a brief introduction to comparators, the motivation and requirement for an offset corrected comparator is presented. The concept of charge injection is presented and the fundamental limitations of offset correction techniques due to charge injection is discussed. Next, the most common comparator offset cancellation techniques are explained. Extensive analysis of the selected comparator architecture is then presented. A complete non-linearity analysis of the ADC is presented which relates reference generation errors and comparator offsets to integral and differential linearity performance of the converter. Digital error correction and encoder design requirements are then shown. Finally, a brief description of the ADC control logic design is given.

Chapter 4 contains all key sımulations and critical layout issues of the ADC design. Preamplifier and regenerative latch simulations are shown. Also, simulated performance of an ADC comparator channel is presented. Next, the sımulation technıque used to evaluate the complete ADC design is discussed. Integrated circuit layout plots of critical sections of the ADC are illustrated throughout Chapter 4.

Experimental results achıeved by two different ADC test methodologies are presented in Chapter 5. The complex test curcuitry required to fully characterize the ADC
is discussed. A summary of the experimental measurements obtained on the ADC is given. Also, corrected CMOS comparator offset measurements are reported.

Chapter 6 contains a summary of the work and potential design improvements are suggested.

## Chapter 2

## ADC Architecture Selection and Description

### 2.1 ADC Overview and Architecture Requirements

An ADC is a device that takes an analog input signal and generates a digital output code. Most ADCs are required to interface analog signals to digital signal processing systems. A wide vanety of ADC architectures and applicatıons have been reported [13-23]. A literature review of current ADCs reveals that most recent research and implementations can be classified into four types of architecture: pipelıne, flash or flash-type, successive approximation, and oversampled ADCs [24]. All of these ADC architectures have been customızed and optimızed for their particular application and span the spectrum of speed and resolution.

For mixed-signal system applications, the latency and speed of the ADC are important design parameters. The latency of an ADC is defined as the delay between the sampling of the analog signal and the moment that the corresponding digital output code is available. However, the latency specification of an ADC is generally referenced to the end of a conversion and usually specified in an integer multiple of clock cycles. It is important to differentiate this specification from the conversion speed of the ADC. The time required for the analog signal to be presented to the ADC for a successful conversion is typically defined as the conversion speed or throughput of the converter. For our application, an ADC conversion speed of 15.625 MHz is required. Therefore, the analog input signal is only avalable to the converter for a total time period of 64 ns

However, from the start of the conversion process, a total time period of 80 ns is available untıl the digital output code is required Therefore, the ADC requirements are a conversion speed of 15.625 MHz with one 16 ns clock cycle latency while achieving 6bits of resolution.

Architectural choices directly influence the speed and latency of a converter. For the ADC application described in Chapter 1, there is a requrement for a high-speed ( 15.625 MHz ) and low latency ( 16 ns ) converter architecture because the 6 -bit ADC output code must be combined with output of the course clock counter at the end of the 80 ns SYNC penod (Figures $1-3$ and 1-4). There are a number of ADC architectures suitable for sampling rates of 15.625 MHz . However, the system requirement for a low latency converter eliminates most of the possible architectures from consideration. The ever popular pipeline ADC and other architectures have an inherently larger latency than a flash ADC architecture. Therefore, for high-speed and low latency ADC applications, the implementation of a flash or flash-type ADC architecture is almost mandatory. As a result, the investigation and implementation of an appropriate flash or flash-type ADC architecture for this application was performed.

### 2.2 Traditional Flash ADC Architecture

The fastest ADC architecture reported to date is the flash ADC [20]. Therefore, it has become one of the standard approaches for realizing high-speed converters Figure 21 shows a block diagram of a classical three-bit flash ADC. This architecture utilizes ( $2^{\mathrm{N}}$ 1) comparators to achieve one comparator per quantization level and requires $2^{\mathrm{N}}$ resistors,


Figure 2-1. Block diagram of a classical 3-bit flash ADC architecture.
where N is the number of desired bits. The input signal, $V_{I n}$, is connected to the positive input of all the comparators that are in parallel The reference voltage, $V_{r e f}$, is divided into $2^{\mathrm{N}}$, or eight, reference values as indicated in the figure. Each of these references is applied to the negative input of a comparator. The input voltage is compared with each individual reference value or quantization level. The outputs of the comparators are passed into a digital encoder which generates a digital output code based upon the comparator outputs.

As an example, if $V_{i n}$ is equal to $0.4^{*} V_{r e f}$, then the outputs of the comparators, $X 4$ $X 7$, are a logical 0 , and the bottom comparators outputs, $X 1-X 3$, are all a logical 1 . The digital encoder logic would calculate 011 as the binary output code. Thus, any comparator connected to a resistor string node whose voltage is larger than $V_{i n}$ will have a logical 0 output while those who have voltages smaller than $V_{i n}$ will have a logical 1 output. This output code arrangement is typically called a thermometer code since it looks simılar to the mercury bar in a thermometer. Table 2-1 shows the entire range of analog input voltages with the corresponding comparator outputs and the correct digitally encoded output code.

Although the classical flash converters are the fastest, they require $\left(2^{\mathrm{N}}-1\right)$ comparators, where N is the number of desired bits. Therefore, the layout area, power dissipation, and input capacitance of the ADC are all directly proportional to the number of comparators $\left(2^{N}-1\right)$ for a given resolution. The required silicon area of an $A D C$ is very important since it dırectly affects the cost and yield of the design. Also, power efficient CMOS integrated carcuit design is always a goal and the power dissipation of ADCs is

Table 2-1. Truth table for classical 3-bit flash ADC.

| Analog Input Voltage | Comparator Outputs |  |  |  |  |  |  | Digital Code |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vin | X7 | X6 | X5 | X4 | X3 | X2 | X1 | B2 | B1 | B0 |
| Vin < Vref/8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Vref/ $8<$ Vin $<2$ Vref/8 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 2Vref/8< Vın < 3Vref/8 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 3Vref/8 < Vın < 4Vref/8 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| 4Vref/8< Vin < 5Vref/8 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 5Vref/8 < Vın < 6Vref/8 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1. | 0 | 1 |
| 6Vref/8<Vin < 7Vref/8 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 7Vref/8 < Vin < , Vref | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

consistently a key specification. In some applications, the input capacitance of the ADC can ultimately limit the speed of the converter and may require an input buffer to drive the capacitive load presented by the ADC . Therefore, the main disadvantages of this architecture are that the layout area, power dissipation, and input capacitance nearly double for each additional bit of resolution needed. Consequently, most traditional flash converters implemented in CMOS technologies are typically limited to 6 to 8 bits of resolution [17-19, 25].

### 2.3 Two-Step Flash ADC Architecture

The traditional flash ADC architecture can be modified, at the expense of increased latency, to reduce the comparator count, and thus require less silicon area, dissipate less power, and achieve a smaller input capacitance. These groups of converters are commonly called a two-step flash ADC and are currently the most popular for achieving high-speed and medium resolution conversion. These converter architectures use a two-step conversion process and trade a factor-of-two in speed reduction for a large area and power savings.

There have been many types of two-step flash ADC architectures reported in the literature. Most two-step flash architectures require a DAC, amplifier, subtractor, digital error correction, and other additional circuitry [24,26]. As a result, the design complexity of these converters drastically increases when compared to the traditional flash ADC implementation The main drawbacks of most two-step ADC converters have been the requirement for a high-speed, high-gain operational amplifier and a digital-to-analog
converter (DAC). However, one particular two-step flash ADC architecture reported by Ahmed [27] does not require any of these additional complex carcuits. The design methodology of this two-step architecture can be explamed by careful examination of the traditional flash ADC operation (Figure 2-1 and Table 2-1). In the classical flash ADC, the comparator, which compares the analog input voltage with $1 / 2 V_{\text {ref }}$, generates the most significant bit (MSB) of the final output code. This aforementioned comparator is labeled X4 in Figure 2-1. Throughout this work, this comparator is referred to as the MSB comparator since it is the comparator that generates the MSB decision of the ADC output code. After analyzing Figure 2-1 and Table 2-1, it can be concluded that it is only necessary to observe either the comparator outputs of $X 1, X 2$, and $X 3$, or $X 5, X 6$, and $X 7$ depending upon the decision of the MSB comparator. If the output of the MSB comparator is a logical 0 , then it is only necessary to look at the outputs of $X 1, X 2$, and $X 3$ to determine the final output code. Similarly, if the output of the MSB comparator is a logical 1, then only the outputs of $X 5, X 6$, and $X 7$ are required to calculate the output code. Therefore, after the output of the MSB comparator is known, it is only necessary to look at the results of half the comparators in a traditional flash architecture to determine the output code. This information can be used to simplify the ADC design because the output of the MSB comparator can be used as a control signal to reduce the required number of comparators

A simplified block diagram of the proposed two-step flash ADC architecture for a 3-bit converter is shown in Figure 2-2 Just as in the traditional flash ADC, a resistive ladder can be used to generate all the necessary reference voltages, but this ladder

Figure 2-2. Block diagram of a 3-bit two-step flash ADC architecture.
network is omitted from the figure for clarity. The operation of this proposed converter architecture can be described as a two-phase conversion process. The output of the MSB comparator is generated in the first step of the conversion. Next, the MSB decision is used to select the appropnate references for the rest of the comparators ( $X 1, X 2$, and $X 3$ ) and the second conversion is made. The comparators $X 1, X 2$, and $X 3$ will be referred to as other sıgnificant bits (OSB) comparators throughout the rest of this work To encode the outputs of the comparators into a final binary output code, the basic truth table of Table 2-2 can be used. Note from the figure that the encoder design is also simplified because of the reduced number of inputs.

This simple two-step flash ADC architecture only requires $2^{(\mathrm{N}-1)}$ comparators for an N bit conversion. Therefore, the comparator count is reduced by factor-of-two when compared to the traditional flash ADC architecture. Another advantage of this architecture is that it does not require additional complex crrcuitry like most other twostep flash ADC architectures. For example, this architecture eliminates the need for a DAC and high-speed amplifier which are typically required in other two-step ADC architectures. Also, the required silicon area for the encoder design is reduced because of the lower number of inputs to the encoder relaxes the design requirements. The main disadvantage of this and all two-step flash ADC architectures is that the latency of the converter is now increased since two sequential conversions are required.

In this work, the two-step flash ADC architecture presented was chosen and customized to meet the requirements of the ADC for the high-performance subnanosecond TDC application. This topology can be expanded to 6-bits to meet the

Table 2-2. Truth table for 3-bit two-step flash ADC.

| Analog Input Voltage | Comparator Outputs |  |  |  | Digital Code |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vin | X0 | X1 | X2 | X3 | B2 | B1 | B0 |
| Vin $<$ Vref/8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Vref/8< Vin < 2Vref/8 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 2Vref/8 < Vin < 3Vref/8 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| $3 \mathrm{Vref} / 8<\mathrm{Vin}<4 \mathrm{Vref} / 8$ | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| 4Vref/8 < Vin < 5Vref/8 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 5Vref/8 < Vin < 6Vref/8 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| 6Vref/8 < Vin < 7Vref/8 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| 7Vref/8 < Vin < Vref | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

required resolution of the $A D C$. Since this two-step flash $A D C$ architecture requires $2^{(N-1)}$ comparators, a 6-bit converter implementation will require thirty-two comparators which will consist of one MSB comparator and thirty-one OSB comparators. Figure 2-3 shows a prelimınary timing diagram to meet the 15.625 MHz conversion rate with a latency of one 16 ns clock cycle. The MSB comparator has 24 ns to compare the analog input voltage with $1 / 2 V_{\text {ref }}$. A total tume period of 16 ns is allowed for the interpretation of the MSB output and the selection of reference voltages for the OSB comparators. The OSB comparators are allowed 24 ns of conversion time. These time periods consume the entre allotted time of 64 ns that the analog input voltage will be avalable to the ADC As a result, the encoding of the comparator outputs is performed during the allowed latency period of one clock cycle.

A block diagram of the 6 -bit 15.625 MHz CMOS two-step flash ADC architecture is shown in Figure 2-4. The architectural requirements of the ADC can be divided into four major sections of development: MSB and OSB comparator design, reference generation and selection network, encoder design with digital error correction, and control logic. The development and performance requirements of these sections will be presented with special emphasis placed on the design and analysis of an auto-zeroed CMOS comparator.

Figure 2-3. Preliminary timing diagram of proposed 6-bit two-step flash ADC.


Figure 2-4. Block diagram of the 6-bit two-step flash ADC architecture.

## Chapter 3

## ADC Design and Analysis

### 3.1 Comparator Design and Analysis

### 3.1.1 Comparator Overview and Fundamentals

A comparator is a circuit that compares two analog signals and outputs a binary signal based upon the comparison. Thus, a comparator can be thought of as a decision makıng cırcuit. Most comparators are considered nonlinear circuits since the inputs are not linearly related to the outputs. A comparator is not purely analog or digital and is considered a mixed-signal circuit since it interfaces analog signals to digital circuitry.

The schematic symbol and basic operation of a voltage comparator is shown in Figure 3-1. If the positive input signal, $V_{t n}$, of the comparator is at a greater potential than the negative input, $V_{\text {ref }}$, then the output of the comparator is a logical 1 Conversely, if the positive input of the comparator is at a potential less than the negative input, then the output of the comparator is a logical 0 Thus, a comparator is used to determine whether a given signal is larger or smaller than another signal. Fundamentally, a comparator can be thought of as a one bit ADC since it takes an analog signal and generates a digital output.

The basic function of the comparator is that of providing sufficient amplification to generate digital output levels in response to small analog input differences Depending upon the application, the amplification process of the comparator does not need to be linear and not necessanly continuous in time. Also, in applications where latency can be tolerated, the amplification process can be achieved by several cascaded amplifier stages.



Figure 3-1. Circuit symbol and transfer function of an ideal voltage comparator.

In most data conversion systems, the comparator decision time is not arbitrary and must be made within a specified tıme interval. Therefore, most data converter comparators employ regeneration through positive feedback to make a decision in a timely manner. In fact, Lim and Wooley have reported that in order to achieve a minimum power-delay product, the amplification process in a comparator is best obtained by means of regeneration [28]. The comparator development presented here will focus on the application in a high-performance parallel ADC architecture and realizations that can be readily implemented in CMOS technology.

The performance of ADCs is generally limited by the speed and precision with which the function of companson can be made. Therefore, the design and performance of a comparator is a critical and often limiting component in the design of high-speed data conversion systems. Converter architectures that incorporate a large number of comparators in parallel, such as a flash ADC architecture, to obtain high throughput impose very stringent conditions and constraints on the comparator performance. Key specifications and design parameters of a comparator commonly include: propagation delay, resolution, input offset voltage, power dissipation, area, input common-mode range, and input impedance. As typical in the design process, several tradeoffs between these parameters must be made when designing a comparator for a particular application.

### 3.1.2 Motivation for an Auto-zeroed Comparator

A particular difficulty encountered in the design and performance of a CMOS comparator is that of the input offset voltage. The comparator transfer function including
the input offset voltage effects is shown in Figure 3-2. The output does not change untrl the input difference of the comparator has reached a value of $V_{O S}$. The input offset voltage of a comparator is caused by two components: random offset and systematic offset effects. Random offsets are caused by device mismatch, such as transistor threshold voltage mismatch due to process gradıents. Systematic offsets are present even when all devices are assumed ideal and no process variations exist These offsets can be a result of charge injection, clock coupling, substrate noise, or could be inherent in the design of the comparator. Both of these offset effects can be minımized through careful carcuit design, but typically can not be completely eliminated. For precision applications, such as a high-resolution ADCs, the comparator's offset voltage can severely limit the performance and operation of the converter. If the input offset voltage of a comparator could be predicted and well controlled, it could be managed much more easily through simple calibration technıques. However, most of the time the offset of the comparator varies randomly from carcuit to carcuit for a given design. Due to the fact that the chosen ADC architecture requires many comparators in parallel, the random distribution of the comparators offset voltages can completely distort the lineanty of the output data.

One of the most fundamental issues in the selection of a CMOS comparator topology is the decision whether to employ offset cancellation techniques to the comparator. This decision should be based upon the desired resolution of the converter relative to the anticipated offset voltage of the comparator and the required linearity performance of the converter. A well-mformed, intelligent decision cannot be made based solely upon the number of bits of a given converter. For example, due to the


Figure 3-2. Ideal comparator transfer function including offset voltage effects.
difference in required resolution, an 8-bit converter may not require offset corrected comparators in one particular application, while a 4-bit converter may require offset correction techniques in another application.

The relationship between the non-linearity errors of a flash or flash-type converter, the required resolution, and the comparator offset voltages can be developed. Consider two consecutive comparators in a flash or flash-type architecture shown in Figure 3-3. The output of comparator $X I$ changes from 0 to 1 when $V_{t n}>V_{r 1}-V_{O S 1}$. For comparator $X 2$, the output change occurs when $V_{m}>V_{r 2}-V_{O S 2}$. The transition of one comparator ideally takes place when the input voltage, $V_{i n}$, reaches its reference voltage. However, the actual transition occurs when $V_{i n}$ reaches $V_{r}-V_{O S}$. This deviation between the ideal transition and the actual transition is called integral non-linearity (INL) The INL error associated with one comparator is, its input offset voltage, $V_{O S}$, plus any error in the reference voltage, $V_{r}$, and is usually expressed as a fraction of a least significant bit (LSB).

The LSB of an ADC is defined as

$$
\begin{equation*}
L S B=\frac{V_{r e f}}{2^{N}} \tag{3-1}
\end{equation*}
$$

where $V_{\text {ref }}$ is the reference voltage, equal to the ADC input voltage range, and $N$ is the number of bits of the converter [25]. Considering comparator offset voltages and reference generation errors, the INL of a flash or flash-type ADC expressed as a fraction of a LSB can be written as


Figure 3-3. Two adjacent comparators in a flash or flash-type ADC architecture.

$$
\begin{equation*}
I N L=\frac{\left|V_{o S}\right|+\left|V r_{\text {actual }}-V r_{\text {rdeal }}\right|}{1 L S B}=\frac{\left|V_{o S}\right|+|\Delta V r|}{\frac{V_{\text {ref }}}{2^{N}}} \tag{3-2}
\end{equation*}
$$

Assuming the reference voltage, $V_{r}$, is ideal, the INL expressed as a fraction of a LSB simplifies to the expression

$$
\begin{equation*}
I N L=\frac{\left|V_{o S}\right|}{1 L S B}=\frac{\left|V_{o S}\right|}{\frac{V_{r e f}}{2^{N}}} \tag{3-3}
\end{equation*}
$$

The differential non-linearity (DNL) can be defined by considering the input values for which two consecutive comparators, $X 1$ and $X 2$, change their output state. These values are $V_{r 1}-V_{O S 1}$ and $V_{r 2}-V_{O S 2}$ and the deviation of theır difference with respect to their ideal value, $\frac{V_{\text {ref }}}{2^{N}}$, is the DNL. The DNL expressed as fraction of a LSB can be written as

$$
\begin{equation*}
D N L=\frac{1}{1 L S B} \left\lvert\,\left(\left(V_{r 2}^{\prime}-V_{o S 2}\right)-\left(V_{r 1}-V_{o S 1}\right)-\frac{V_{r e f}}{2^{N}}\right)\right. \tag{3-4}
\end{equation*}
$$

If the references, $V_{r 1}$ and $V_{r 2}$, are assumed to be 1deal, then

$$
\begin{equation*}
\left(V_{r 2}-V_{r 1}\right)=\frac{V_{r e f}}{2^{N}}, \tag{3-5}
\end{equation*}
$$

and the DNL expression can be sımplfied to .

$$
\begin{equation*}
D N L=\frac{\left|V_{o S 1}-V_{o S 2}\right|}{1 L S B}=\frac{\left|V_{o S 1}-V_{o S 2}\right|}{\frac{V_{r e f}}{2^{N}}} \tag{3-6}
\end{equation*}
$$

The denvation of Equations 3-3 and 3-6 illustrates the relationship between the comparator offset voltages, the resolution of the ADC , and the non-linearity
specifications of the ADC. Note that in general the DNL specification imposes a more stringent requirement on the offset voltage of the comparator, $V_{O S}$, than an $\mathbb{N L}$ specification of equal value.

Another important specification of an ADC is that of no missing codes The condition of no missing codes refers to the fact that every ADC output code is present and represented. Figure 3-4 illustrates an ADC transfer function with a missing code. From the figure, it is evident that to satisfy the condition of no missing codes, the condition

$$
\begin{equation*}
\left|V_{O S 1} \pm V_{O S 2}\right|<V_{r 2}-V_{r 1} \tag{3-7}
\end{equation*}
$$

must be satısfied. Again if the references, $V_{r 1}$ and $V_{r 2}$, are assumed ideal, then the equation for the condition of no missing codes can be simplified to

$$
\begin{equation*}
\left|V_{o s 1} \pm V_{o s 2}\right|<\frac{V_{r e f}}{2^{N}} . \tag{3-8}
\end{equation*}
$$

Most of the time a missing code is caused by excessively large differential non-linearity errors. If the DNL of an ADC is less than $\pm 1 \mathrm{LSB}$, then the condition of no missing codes is guaranteed. This application requires a DNL specification of $\pm 1 / 2$ LSB. Therefore, the condition of no missing codes is already represented by the DNL specification.

Based upon the linearity analysis presented, the calculation of the maximum allowable comparator offset voltage to meet the desired $\operatorname{NL}$ and DNL specifications of the converter can be performed by utilizing Equations 3-3 and 3-6. These foregoing equations can be used to derive conclusions concerning the implementation and architectural selection of a comparator in the design of ADCs employing parallel


Figure 3-4. ADC transfer function with a missing code due to excessively large comparator offsets.
conversion stages
For this particular application, the nominal reference voltage, $V_{\text {ref }}$, is 1.275 V and the number of desired bits, $N$, is 6 . Therefore, the LSB of the ADC can be calculated as

$$
\begin{equation*}
1 L S B=\frac{1.275 V}{2^{6}} \approx 20 \mathrm{mV} \tag{3-9}
\end{equation*}
$$

which results in a $20 \mathrm{mV} / \mathrm{LSB}$ resolution. To achieve the desired INL specification of $\pm 1 / 2$ LSB ( $\pm 10 \mathrm{mV}$ ), the maximum allowable comparator offset can be calculated as

$$
\begin{equation*}
\left|V_{o s}\right|<10 m V \tag{3-10}
\end{equation*}
$$

Similarly, the maximum allowable offset voltage of two consecutive comparators to achieve the required DNL specification of $\pm 1 / 2 \mathrm{LSB}( \pm 10 \mathrm{mV})$ can be calculated as

$$
\begin{equation*}
\left|V_{o S_{1}}-V_{o s 2}\right|<10 m V \tag{3-11}
\end{equation*}
$$

If we assume that $V_{O S 1}$ and $V_{O S 2}$ are statistically independent random variables with zero average and equal standard deviation $\sigma\left(V_{O S 1}\right)=\sigma\left(V_{O S 2}\right)=\sigma\left(V_{O S}\right)$, then

$$
\begin{equation*}
\sigma\left(V_{o S 1}-V_{O S 2}\right)=\sqrt{2} \sigma\left(V_{o S}\right) \tag{3-12}
\end{equation*}
$$

and Equation 3-11 can be expressed as

$$
\begin{equation*}
\sigma\left(V_{o S 1}-V_{o S 2}\right)=\sqrt{2} \sigma\left(V_{o S}\right)<\frac{1}{2} L S B \tag{3-13}
\end{equation*}
$$

Solving Equation 3-13 for the necessary standard deviation of the offset voltage to ensure a DNL specification of $\pm 1 / 2$ LSB $( \pm 10 \mathrm{mV})$ yıelds

$$
\begin{equation*}
\sigma\left(V_{o s}\right)<7 m V \tag{3-14}
\end{equation*}
$$

For good yield performance over extreme process conditions, we should impose a three sıgma value of

$$
\begin{equation*}
3 \sigma\left(V_{o s}\right)<7 \mathrm{mV} \tag{3-15}
\end{equation*}
$$

to satisfy the given INL and DNL specifications. Therefore, the required standard deviation of the offset voltage now becomes

$$
\begin{equation*}
\sigma\left(V_{o s}\right)<2.33 \mathrm{mV} \tag{3-16}
\end{equation*}
$$

As Equations 3-10 and 3-16 illustrate, the standard deviation for each comparator's offset voltage is a very critical and crucial parameter to know in order to achieve good accuracy and linearity performance of a flash or flash-type $A D C$ architecture.

A rough estimate of the offset voltage presented by a comparator can be performed if some basic assumptions about the offset phenomenon are made. The first simplification is that the random offset component of the comparator's offset voltage is the dominant source of error and therefore the systematic offset component is completely negligible. Also, if the input-referred offset voltage of a comparator is assumed to be dominated by the differential input transistor pair, then MOSFET transistor threshold voltage mismatch is the dominant source of offset voltage error. (As will be explained later in this chapter, these are not necessarily always good assumptions and will result in a very optimistic calculation. However, using these assumptions will provide an approximate offset voltage anticipated for a given comparator.) If these assumptions are granted, then the standard deviation of the random component of a comparator's offset voltage can be calculated using matching theory [29, 30]. The equation that predicts threshold voltage mismatch of adjacent devices with equal layout area is

$$
\begin{equation*}
\sigma\left(\Delta V_{T}\right)=\frac{A_{\text {VTo }}}{\sqrt{\text { Weff } \cdot \text { Leff }}}, \tag{3-17}
\end{equation*}
$$

where $A_{\text {vTo }}$ is a constant and Weff and Leff are the effective channel width and length of the device, respectively. For submicron processes, reported values of $A_{\text {vto }}$ have been around the value of $25 \mathrm{mV} \mu$ [22]. Using this expression, one can calculate the required transistor area to achieve the necessary threshold voltage matching for a low offset comparator. Assuming that $\sigma\left(\Delta V_{T}\right) \approx \sigma\left(V_{O S}\right)$ and the application requirement of $\sigma\left(V_{o S}\right)<2.33 \mathrm{mV}$, the required input transistor dimensions can be expressed as

$$
\begin{equation*}
\text { Weff } \cdot \text { Leff }=\left[\frac{A_{V T O}}{\sigma\left(V_{o s}\right)}\right], \tag{3-18}
\end{equation*}
$$

and substitution of parameters yields

$$
\begin{equation*}
\text { Weff } \cdot \text { Leff }=\left[\frac{25 m V \cdot \mu}{2.33 m V}\right]^{2} \approx 115 \mu^{2} \tag{3-19}
\end{equation*}
$$

This optimıstic calculation illustrates the requirement for very large input devices of the comparator needed to achieve sufficient matching accuracy to guarantee an offset voltage, $\sigma\left(V_{O S}\right)$, of less than 2.33 mV . Consequently, these devices will occupy a fair amount of silicon area and present a large input capacitance. Also, depending upon the actual selection of transistors sizes for the input parr, these transistors could also consume a large current for strong inversion operation. It is important to note that this calculation also assumes ideal reference voltage generation for the comparators. In reality, the voltage references provided for the comparators will be non-1deal and therefore the maximum allowable comparator offset voltage will be reduced. Also, unless sufficient statistical data is available for the $A_{V T O}$ parameter of a given process, it is questionable whether low offset voltages can be achieved over extreme process conditions Although
others have reported successful ADC implementations at the 6 to 8 bit level without the use of auto-zeroed or offset corrected comparators, it was decided to employ offset correction techniques instead of intensive transistor dımension optimization to achieve acceptable comparator offset performance for this application [18, 22].

### 3.1.3 Limitations of Offset Cancellation Due to Charge Injection

CMOS technology provides the advantages of simple zero-offset, low leakage analog switches, high-impedance charge storage nodes, and complementary devices This analog sampling capability inherent in CMOS technology provides a means whereby offsets can be periodically sensed, stored, and then subtracted from the input signal These CMOS characteristics allow for the extensive use of circuit techniques for comparator offset cancellation. Comparator offset correction technıques are intended to achieve improved resolution and speed, while maintaining low power dissipation, small area and input capacitance, and low complexity.

Perhaps the major limitation on the offset cancellation process of a comparator is due to charge injection. This error is a result of unwanted charges that are injected into a circuit when transistor switches turn off. In CMOS technology, switches are usually amplemented by either using a single NMOS or PMOS transistor or by a CMOS transmission gate that is composed of both a NMOS and PMOS device connected in parallel. Examples of these possible switch configurations are shown in Figure 3-5. All of these switches have their particular application which usually depends upon the desired pass signal voltage levels.


Unfortunately, the non-ideal effects typically associated with these CMOS switches can be signuficant and may ultımately limit the performance of some high precision circuits. The charge injection errors associated with CMOS switches are caused by two mechanisms known as channel charge injection and clock feedthrough

### 3.1.3.1 Channel Charge Injection Effects

The channel charge injection effect usually dominates the overall charge injection error and can be understood with the help of Figure 3-6. When the control signal $V_{\text {CONTROL }}$ is high or a logical 1, the NMOS device is in the ohmic region resulting in a very small $V_{D S}$ of the device. Under this condition, the switch or transistor is considered to be on and charge is accumulated under the gate oxide of the device. The channel charge of a transistor that has zero $V_{D S}$ is given by

$$
\begin{equation*}
Q c h=W L C_{O X} \cdot\left(V_{G S}-V_{T}\right) \tag{3-20}
\end{equation*}
$$

where $W$ and $L$ are the device dımensions, $C_{O X}$ is the gate oxide capacitance, and ( $V_{G S}-V_{T}$ ) is the gate overdrive of the device [24]. When the control signal is taken low or a logical 0 , the NMOS transistor turns off and this channel charge must flow out of the channel region through the source and drain junctions of the transistor As a result, a portion of this charge is injected onto the hold capacitor, $C_{h}$, and the input signal, $V_{i n}$ If the control signal waveform is fast, this channel charge distributes equally between the two connecting nodes [31,32]. Therefore, half of the channel charge is injected on $C_{h}$ and the other half to the input signal generator. Since $V_{i n}$ is typically a low impedance node, the injected charge has little or no effect on this node. However, the $Q c h / 2$ charge

Figure 3-6. Simple circuit configuration using a NMOS switch to illustrate channel charge injection effects.
injected onto the hold capacitor results in a corresponding voltage change that introduces an error. Since in this example, a NMOS transistor is used as the switch, this injected charge is negative and will cause a decrease in voltage across the hold capacitor. The voltage change due to channel charge injection is given by the expression

$$
\begin{equation*}
\Delta V_{C C I}=\frac{\frac{Q c h}{2}}{C_{h}}=\frac{-W L \cdot C_{O X}\left(V_{G S}-V_{T}\right)}{2 C_{h}}, \tag{3-21}
\end{equation*}
$$

and can be calculated for a given transistor switch size, hold capacitor, and input signal voltage [24]. If CMOS logic levels are used for the transistor control signal, then Equation 3-21 can be simplified to

$$
\begin{equation*}
\Delta V_{C C I}=\frac{-W L \cdot C_{O X}\left[V d d-V_{m}-V_{T}\right]}{2 \cdot C_{h}} \tag{3-22}
\end{equation*}
$$

The current form of Equation 3-22 can sometimes mask a subtle problem associated with charge injection. At first glance it might appear as if the charge injection is linearly related to the input signal. However, the threshold voltage of the NMOS device is dependent upon the input signal voltage level due to the body effect of the device. Modifying Equation 3-22 to include the transistor threshold voltage dependence upon the input signal results in

$$
\begin{equation*}
\Delta V_{C C I}=\frac{-W L \cdot C_{O X}\left[V d d-V_{t n}-\left(V_{T O}+\gamma\left(\sqrt{2 \phi_{F}+V_{t n}}+\sqrt{2 \phi_{F}}\right)\right)\right]}{2 \cdot C_{h}} \tag{3-23}
\end{equation*}
$$

Thus, the voltage change across $C_{h}$ caused by channel charge injection is dependent upon the input signal in a nonlinear relationship. Since channel charge injection is input signal dependent, complete cancellation of channel charge injection is very difficult to achieve for varying ranges of input sıgnal conditions.

### 3.1.3.2 Clock Feedthrough Effects

The other component of charge injection is clock or capacitive feedthrough. This effect can be explained through the use of Figure 3-7. Ilustrated in the figure are the gate-to-duffusion overlap capacitances associated with a MOS transistor. Clock feedthrough occurs on each transition of the clock or control sıgnal edge. When the gate control signal switches, the clock signal feeds through the $C_{o v 1}$ and $C_{o v 2}$ overlap capacitances onto the source and drain nodes. However, this effect is usually only of concern when the control signal transition is in a direction to turn the switch off. This is because when the transistor is turned on, the capacitor $C_{h}$ will charge to the correct final value regardless of the injected charge from the clock signal. Thus, the result is that capacitive feedthrough has no effect on the circuit when the switch is turned on. However, when the transistor turns off, the capacitive divider that exists between the $C_{o v 2}$ capacitance and the hold capacitance will couple the clock signal from the gate to the storage node and introduces an error which in some cases can be signuficant.

One can use capacitive voltage division to calculate the change in voltage across the $C_{h}$ capacitor due to the clock feedthrough phenomenon [24]. Applying this to the circuit of Figure 3-7 results in

$$
\begin{equation*}
\Delta V_{c F T}=\frac{\Delta V_{u n} \cdot C_{o v 2}}{C_{o v 2}+C_{h}}=\frac{(V g n d-V d d) C_{o v 2}}{C_{o v 2}+C_{h}}, \tag{3-24}
\end{equation*}
$$

which is just capacitive voltage dıvision between the gate-to-diffusion overlap capacitance and the hold capacitor. This voltage excursion is typically less than the channel charge injection component of charge injection because $C_{o v 2}$ can be kept relatıvely small when compared to the capacitor $C_{h}$. However, for high-precision signal

Figure 3-7. Simple circuit configuration using a NMOS switch to illustrate capacitive feedthrough effects.
processing circuits both components of charge injection must be considered and minımized.

### 3.1.3.3 Techniques to Minimize Charge Injection in CMOS Circuits

To illustrate the significance of charge injection errors in CMOS circuits, an example calculation will be performed. Assume in Figure 3-6 or Figure 3-7 the following conditions: $C_{h}=0.5 \mathrm{pF}, C_{O X}=2.11 \mathrm{fF} / \mu \mathrm{m}^{2}, W_{1}=2.5 \mu \mathrm{~m}, L_{1}=0.8 \mu \mathrm{~m}, C_{o v 1}=C_{o v 2}=0.525 \mathrm{fF}$, $V_{T}=0.8 \mathrm{~V}, V d d=5 \mathrm{~V}$, and $V_{i n}=2.5 \mathrm{~V}$. These are typical parameters in a $0.8 \mu \mathrm{~m}$ CMOS process. Based upon these conditions, the channel charge injection component can be calculated using Equation 3-22 and is given by

$$
\begin{equation*}
\left.\Delta V_{C C I}=\frac{-(2.5 u \mathrm{~m}) \cdot(.8 u \mathrm{~m})(2.1 \mathrm{fF} / \mathrm{um}}{}{ }^{2}\right) \cdot[5 \mathrm{~V}-2.5 \mathrm{~V}-0.8 \mathrm{~V}] \mathrm{t}=-71 \mathrm{mV} \tag{3-25}
\end{equation*}
$$

The clock feedthrough error component of charge injection can be calculated using Equation 3-24 and is given by

$$
\begin{equation*}
\Delta V_{C F T}=\frac{(-5 V)(0.525 f F)}{500 f F+0.525 f F}=-5.2 \mathrm{mV} \tag{3-26}
\end{equation*}
$$

Thus the total charge injection error due to the non-ideal effects of the NMOS switch can be found by adding the results of Equations 3-25 and 3-26, which sums to

$$
\begin{equation*}
\Delta V_{E R R O R}=\Delta V_{C C I}+\Delta V_{C F T}=(-7.1 \mathrm{mV})+(-5.2 \mathrm{mV})=-12.3 \mathrm{mV} . \tag{3-27}
\end{equation*}
$$

The result of Equation 3-27 shows a charge injection error that is about factor-of-five larger than the allowed corrected comparator offset voltage. Obviously, additional measures must be taken in order to mınımize the effects of charge injection errors in offset correction circuits.

Based upon Equations 3-22 and 3-24, both components of charge injection can be reduced by the use of largest possible capacitors values, the use of minimum geometry switches, and keeping control signal levels as small as possible. However, these obvious solutions to minımize charge injection are sometımes very difficult to satısfy and still meet high-performance design requirements. Therefore, certain design compromıses must always be made. For example, linear capacitors on an integrated circuit require a large amount of silicon area and these capacitors typically have large (10-15\%) parasitic capacitances associated with them. These parasitic capacitances can be significant and can reduce the bandwidth performance of circuits. As a result, capacitors cannot just be made arbitrarily large to reduce charge injection effects. In addition, the reduction in control signal voltages to minimize charge injection drastically reduces the dynamic range of single device switches and thus the signal processing circuits. Also, minimum size switches cannot always be used either. These small switches usually have a high switch on resistance that can create non-negligible time constants on critical nodes in a circuit. Therefore, other solutions to minimize charge injection errors must be utilized. Since charge injection limits the performance of offset cancellation techniques in comparators and other circuits, many methods have been reported to reduce its effects

One of the most common charge injection cancellation techniques is the use of a compensation transistor or dummy switch. This circuit configuration is illustrated in Figure 3-8. Note that two complementary control signals are now required for operation of the switch. Although transistor M2 has its drain and source connected to the capacitor node, a channel charge is stull formed under the gate oxide when a voltage is apphed to


Figure 3-8. Simple circuit illustrating the use of a compensation transistor to minimize charge injection.
the gate of the device. The size of transistor M2 is designed to provide charge cancellation and is usually selected as half the size of transistor M1. As discussed earlier, when transistor M1 turns off, half of the channel charge is injected onto the hold capacitor. However, with transıstor M2 in the circuit, the charge injected by transistor M1 is absorbed or matched by the charge induced by the transistor $M 2$ and the overall channel charge injection is cancelled. Also, this configuration provides partial clock feedthrough cancellation because transistors M1 and M2 have complementary clock control signals.

Another common method to counteract charge injection is the use of a CMOS transmission gate as a switch. A CMOS switch contans a NMOS and PMOS transistor in parallel and requires complementary control signals. The use of a CMOS switch offers several advantages over the single device NMOS or PMOS switch. One important advantage is that the dynamic range of the switch is greatly increased The idea of the CMOS switch implementation is that the complementary signals and devices will act to cancel each other's effects and the overall charge injection will be cancelled or at least reduced. Because of this self-compensating feature, the use of a CMOS switch does provide a reduction in charge injection errors when compared to a single device switch. However, complete cancellation is seldom achieved since this requires precise control of the complementary control signals and depends upon the input signal voltage levels which determines whether the NMOS or PMOS transistor is dominant in the CMOS switch.

The best approach for minimızing charge injection errors in cırcuit design is to
employ fully differential design technıques. When differential desıgn technıques are used, charge injection will only affect the common-mode voltage levels and the differential input signal is unaffected. Since charge injection appears as a common-mode signal, it will be reduced by the common-mode rejection ratio (CMRR) of the amplafier or comparator. Therefore, the only error now present are those due to mismatches in charge injection which are typically a factor-of-ten smaller than the single ended case [26]. As a result, almost all modern high-performance CMOS comparators utilize fully differential architectures. Accordingly, fully differentual design technıques will be employed in the comparator development and offset correction process to minimize charge injection errors.

### 3.1.4 Comparator Offset Cancellation Techniques

A literature review of the conventional approaches to comparator offset correction reveals that most implementations can be classified into three architectures input offset storage (IOS), output offset storage (OOS), and multistage offset storage (MSOS) [33]. All of these topologies comprise of at least one or multiple elements of a preamplifier, offset storage capacitors, and a latch. Each of these methods to achieve offset correction in a fully differential comparator architecture will be discussed and their fundamental tradeoffs and limitations will be presented.

### 3.1.4.1 Input Offset Storage

An illustration of the IOS architecture applied to a fully differential comparator is
shown in Figure 3-9. Offset cancellation is performed by closing a unity gain loop around the preamplıfier $X 1$ and storing the offsets on the input coupling capacitors $C 1$ and $C 2$. In auto-zero mode, switches $S 1$ and $S 2$ are open while switches $S 3$-S6 are closed. Therefore, the preamplifier must be unity gain stable and may require common-mode feedback (CMFB) to stabilize bias levels. In comparison mode, switches $S 1$ and $S 2$ are closed and switches $S 3$-S6 are open. The offset voltage that is differentially stored on capacitors C1 and $C 2$ is combined with the input signal and thus the offset of the comparator is cancelled. The input signal is amplified by the preamplifier and then converted to CMOS logic levels by the latch. During offset cancellation, the input capacitance of the IOS circuit is equal to the offset storage capacitors while in comparison mode it is approximately equal to the sum of the input capacitance of the preamplifier and the parasitic capacitance of the storage capacitor. This parasitic capacitance can be as large as $10-15 \%$ of the offset storage capacitor, and therefore is non-negligıble when considering the capacitance presented by the preamplifier.

With the IOS architecture, the residual input-referred comparator offset voltage after calıbration is given by

$$
\begin{equation*}
V_{O S}=\frac{V_{O S 1}}{1+A_{1}}+\frac{\Delta Q}{C}+\frac{V_{O S L}}{A_{1}}, \tag{3-28}
\end{equation*}
$$

where $V_{O S 1}$ is the offset voltage of the preamplifier $X 1, A_{1}$ is the gain of the preamplifier $X 1, \Delta Q$ is the mismatch in charge injection onto capacitors $C 1$ and $C 2$ when switches $S 5$ and $S 6$ are opened, $C$ is the value of the offset storage capacitors, and VOSL is the offset voltage of the latch. The first term in Equation 3-28 is a result of the limited offset correction avaulable due to the finite gain of the preamplifier. This is analogous with the


Figure 3-9. Input offset storage calibration technique applied to a fully differential comparator.
fractional error concept associated with operational amplifier theory. Since this architecture employs a fully differential topology, the circuit is only sensitive to the mismatch in charge injection on the storage capacitors and this effect is represented by the second term in Equation 3-28. The second term of Equation 3-28 could also represent any additional errors such as an imbalance in capacitive division or charge injection due to the mismatch in capacitors values of $C 1$ and $C 2$. The last term in the equation is just simply the offset voltage of the latch referred to the input of the preamplifier. Equation 328 illustrates that quite large values for $A_{1}$ and $C$ are needed to guarantee a low corrected offset voltage.

### 3.1.4.2 Output Offset Storage

Another common offset cancellation technique is OOS. The OOS architecture applied to a fully differential comparator is shown in Figure 3-10. With OOS, offset cancellation is acheved by connectung the preamplifier inputs and storng the amplified offset voltage onto the output coupling capacitors $C 1$ and $C 2$. In auto-zero mode, switches $S 1$ and $S 2$ are open whule switches $S 3$-S6 are closed. Since OOS is an open-loop operation, tught control of the preamplffier gain is requred due to finite dynamic range issues in the output stage of the preamplifier. Therefore, the preamplifier of the OOS topology must be designed for a low gain to avoid output saturation and is typically implemented with a gain of less than 10 to ensure operation in the active region over extreme process varations In the comparison mode, switches $S 1$ and $S 2$ are closed and switches $S 3$-S6 are open. The dc coupling at the input of an OOS comparator limits the


Figure 3-10. Output offset storage calibration technique applied to a fully differential comparator.
common-mode input range (CMIR), but in most cases this lımitation is manageable. The input capacitance of the OOS configuration can be very small and is essentially equal to the input capacitance of the preamplifier.

With the OOS architecture, the residual input-referred comparator offset voltage after calıbration is given by

$$
\begin{equation*}
V_{O S}=\frac{\Delta Q}{A_{1} C}+\frac{V_{o S L}}{A_{1}}, \tag{3-29}
\end{equation*}
$$

where $A_{1}$ is the gain of the preamplifier $X 1, \Delta Q$ is the mismatch in charge injection onto capacitors $C 1$ and $C 2$ when switches $S 5$ and $S 6$ are opened, $C$ is the value of the offset storage capacitors, and VOSL is the offset voltage of the latch. Note that with the OOS circuit configuration, complete cancellation of the preamplifier's offset voltage is achieved. The differential mismatch in charge injection onto the storage capacitors is represented by the second term in Equation 3-29. The second term of Equation 3-29 could also represent any additional errors such as an imbalance in capacitive division or charge injection due to the mismatch in capacitors values of $C 1$ and $C 2$. Note that the sensitivity to mismatches in charge injection and capacitive division is greatly reduced since there effects are decreased by the gain of the preamplifier when referred to the input. The last term in Equation 3-29 is the offset voltage of the latch referred to the input of the preamplıfier.

Equations 3-28 and 3-29 illustrate that for sımılar preamplıfiers, the residual comparator offset obtainable with OOS can be smaller than that achievable with IOS Also, the OOS topology does not require a unity gain stable preamplifier to perform the offset correction process. Since the value of input coupling capacitors in a IOS
configuration is dictated by charge injection issues and attenuation considerations, the input capacitance of this topology is usually higher than a OOS circuit configuration. Therefore, the OOS architecture is generally preferable in flash stages where many comparators are connected in parallel.

### 3.1.4.3 Multi-Stage Offset Storage

In conventional CMOS comparator designs, the preamplifier is typically followed by a standard CMOS latch. The offset voltage of the latch is a potential offset error term for both IOS and OOS comparator architectures. As shown earlier in both of these architectures, the residual comparator offset voltage after calibration is very much dependent upon the offset voltage of the latch stage referred to the input of the comparator. A CMOS latch can have a potentally large offset voltage in the several tens of millivolts ( 60 mV ) and therefore has a non-negligible amount of comparator offset contribution unless a high-gain preamplifier is used [33]. However, neither the IOS or OOS topology will permit the use of a high-gain preamplifier. A high-gan preamplıfier cannot be used in a single stage of OOS because of dynamic range issues in the output stage while a single stage of IOS would suffer from degradation in bandwidth performance because of the necessary closed loop compensation required for a high-gan preamplıfier. These disadvantages and limitations of the IOS and OOS topologies have led to the development and use of multt-stage offset storage technıques for highresolution applications

Most typical MSOS comparator topologies just utilize multiple stages of IOS and

OOS that are clocked sequentially to achieve low offset performance. The number of stages is usually selected to provide the smallest propagation delay of the comparator. An 1llustration of a three stage MSOS architecture applied to a fully differentral circuit is shown in Figure 3-11. In this topology, a large latch offset is tolerated through the use of multıple preamplifier stages each with offset cancellation. Preamplifier XI utulizes an OOS offset cancellation topology while preamplifiers $X 2$ and $X 3$ employ the IOS calibration technique. For dynamic range issues, addational preamplifier stages beyond X3 would be configured in IOS architectures. Also, these stages would be clocked sequentially following the first two preamplifiers. Figure 3-12 shows a tımıng dıagram for the three stage MSOS architecture. When in auto-zero mode, switches $S 1$ and $S 2$ are open and switches $S 3-S 8$ are closed. In compare mode, switches $S 5$ and $S 6$ are first opened and therr corresponding charge injection is stored on capacitors $C 1$ and $C 2$. This error voltage is then amplified by $X 2$ and stored on capacitors $C 3$ and $C 4$ before switches $S 7$ and $S 8$ are opened. Thus, the charge injection of the second stage is completely _elıminated. Next, switches $S 3, S 4, S 7$, and $S 8$ are all opened and then switches $S 1$ and $S 2$ are closed to initiate the actual comparison process.

With the three stage MSOS architecture presented, the residual input-referred comparator offset voltage after calibration is given by

$$
\begin{equation*}
V_{o s}=\frac{\Delta Q}{A_{1} A_{2} C}+\frac{V_{O S 2}}{A_{1}\left(1+A_{2}\right)}+\frac{V_{O S 3}}{A_{1} A_{2}\left(1+A_{3}\right)}+\frac{V_{O S L}}{A_{1} A_{2} A_{3}} \tag{3-30}
\end{equation*}
$$

where $A_{1}, A_{2}, A_{3}$ and $V_{O S 2}, V_{O S 3}$ are the gains and offsets of the preamplifiers, respectively, $\Delta Q_{1 s}$ the mismatch in charge injection onto capacitors $C 3$ and $C 4$ when switches $S 7$ and $S 8$ are opened, $C$ is the value of the offset storage capacitors, and $V_{O S L}$ is


Figure 3-12. Timing diagram for a three-stage MSOS comparator architecture.
the offset voltage of the latch. Equation 3-30 predicts that the MSOS architecture can achieve a very low corrected comparator offset voltage. However, the main disadvantage of the MSOS topology when compared to the IOS and OOS implementations is the additional circuitry, area, power dissipation, and complexity requared to implement the design.

### 3.1.5 Comparator Architecture Selection and Channel Implementation

### 3.1.5.1 Comparator Offset Correction Topology

After reviewing the tradeoffs and limitations of these common offset correction architectures, it is evident that in most of these topologies, the resolution performance of the CMOS comparator is limited by the large offset of the latch. For this application, there is substantial nsk and uncertainty whether the corrected offset voltage of the comparator can be maintained less than 2.33 mV in a IOS or OOS offset correction architectures due to the potentially large offset of the latch. Also, a MSOS architecture implementation with three stages or more is undesirable in parallel flash ADC applications because of the large area, power dissipation, and complexity required to realize the design. However, a two stage MSOS architecture may be practical and appropriate in some high-resolution ADC applications.

Instead of utilizing multiple preamplifier stages, each with offset correction to accommodate a large latch offset, offset correction techniques were applied to the latch circuitry to relax the gain and performance requirements of the preamplıfier. In essence, this selected topology is an OOS offset correction architecture with offset cancellation
techniques applied to the latch circuitry.
Unfortunately, most traditional CMOS latch circuits do not easıly facılitate the use of offset correction techniques due to their non-linear behavior. In most ADCs, clocked comparators employing regeneration are commonly used to sample the input in one phase of the clock cycle and make a decision in the next part of the clock cycle. Consequently, offset correction techniques are very difficult to integrate in most of these popular two state comparators. After reviewing extensive literature of different circuit topologies for the preamplifier and latch, a slightly modified two-stage MSOS comparator architecture was chosen. This circuit configuration which is shown in Figure 3-13 is a variation of the MSOS architecture where the second stage preamplifier and latch are combined in the same circuitry. Essentrally, the second stage is a latched comparator with IOS offset cancellation calibration. The fully differential comparator offset correction topology shown in Figure 3-13 is unique and not believed to have been previously reported in the literature

Preamplifier $X 1$ utilizes OOS offset cancellation while the second stage which consists of a combined preamplifier and latch employ the IOS calibration technique When in auto-zero mode, switches $S 1$ and $S 2$ are open and switches $S 3$-S6 are closed. The offset voltage of preamplifier $X 1$ is stored on the output capacitors $C 1$ and $C 2$ Simultaneously, the combined offset of the preamplifier and latch are also stored on capacitors $C 1$ and $C 2$. In comparison mode, switches $S 3$-S6 are opened and $S 1$ and $S 2$ are closed to sample the input signal and intiate the comparison process

With this selected offset cancellation architecture, the residual input-referred


Figure 3-13. Fully differential comparator offset correction topology implemented in the 6-bit ADC.
comparator offset voltage after calibration is given by

$$
\begin{equation*}
V_{o s}=\frac{\Delta Q}{A_{1} C}+\frac{V_{\text {os } 2}}{A_{1}\left(1+A_{2}\right)}, \tag{3-31}
\end{equation*}
$$

where $A_{1}$ and $A_{2}$ are the gains of the preamplufiers $X 1$ and $X 2$, respectively, $\Delta Q$ is the mismatch in charge injection onto capacitors $C 1$ and $C 2$ when switches $S 5$ and $S 6$ are opened, $C$ is the value of the offset storage capacitors, and $V_{O S 2}$ is the combined total offset of the preamplifier $X 2$ and the latch.

The mismatch in charge injection onto the offset storage capacitors is represented by the first term in Equation 3-31. The first term of Equation 3-31 could also represent any additional errors such as an imbalance in capacitive division or charge injection due to the mismatch in capacitors $C 1$ and $C 2$. Note that the sensitivity to mismatches in charge injection and capacitive division is greatly reduced since there effects are decreased by the gain of the preamplifier $X 1$ when referred to the input. The second term in Equation 3-31 is a result of the limited offset correction available due to the finite gain of the second stage $X 2$, sumply referred to the input of preamplifier $X 1$.

This offset correction topology achieves supenior residual input-referred offset performance when compared to the IOS and OOS offset cancellation architectures with the same amount of circuitry, power dissipation, and complexity. These advantages make this comparator architecture suitable for integration in high-performance parallel flash ADCs.

### 3.1.5.2 Preamplifier Design and Analysis

A schematic of the preamplifier used in this CMOS comparator offset correction
architecture is shown in Figure 3-14. The preamplifier design employs diode-connected transistors to keep all nodes at relatıvely low impedance levels whıle providing a lımıted but reasonable amount of gain with very high bandwidth. Note that this circuit can easily achieve zero systematic offset error performance if complete symmetry is preserved in the design of the circuit. Also, this curcuit topology utilizes lımited positive feedback from the cross gate connection of transistors M9 and M11 to increase the gain of the preamplifier. The positıve feedback loop gain provided by $M 9$ and $M 11$ is designed to be less than unity, and therefore the circuit is stable. The applied positive feedback increases the impedance levels at the differential outputs and thus increases the gain of the preamplifier. The selection of the transistor sizes for $M 8$ and $M 10$ relative to the transistors sizes of $M 9$ and M11 is central in this design since this provides a gain stage and determines the amount of positive feedback present in the circuit.

The differentral gain of the preamplifier can be denved by using small signal analysis assuming the sizes of all transistors are selected to achieve complete circuit symmetry which establishes zero systematic offset performance. Therefore, this symmetry condition of the circuit requires the relative sizes of the transistors to be: $\left(\frac{W}{L}\right)_{1}=\left(\frac{W}{L}\right)_{2},\left(\frac{W}{L}\right)_{4}=\left(\frac{W}{L}\right)_{5},\left(\frac{W}{L}\right)_{6}=\left(\frac{W}{L}\right)_{7},\left(\frac{W}{L}\right)_{8}=\left(\frac{W}{L}\right)_{10}$, and $\left(\frac{W}{L}\right)_{9}=\left(\frac{W}{L}\right)_{11}$.

The overall differentral gain of the preamplifier can be written as

$$
\begin{equation*}
\frac{V_{5}-V_{6}}{V_{4}-V_{3}}=\left(\frac{V_{9}-V_{10}}{V_{4}-V_{3}}\right)\left(\frac{V_{5}-V_{6}}{V_{9}-V_{10}}\right) \tag{3-32}
\end{equation*}
$$

The complete gain analysis of the preamplifier can be divided into calculatıng the two gain stages in Equation 3-32.


The first term in Equation 3-32 is the differental gain from the input transistors $M 1$ and $M 2$ to the gates of diode connected transistors $M 4$ and $M 5$. By neglecting the body effect of the differential input transistor pair, the gain calculation of the first stage is simplified and can be approximated as

$$
\begin{equation*}
\frac{V_{9}-V_{10}}{V_{4}-V_{3}} \approx \frac{-g m_{1}}{g m_{4}} \tag{3-33}
\end{equation*}
$$

where $g m_{1}$ and $g m_{4}$ are the transconductance of transistors $M 1$ and $M 4$, respectively.
The second term in Equation 3-32 represents the differential gain from the gates of transistors $M 6$ and $M 7$ to the gates of the output transistors $M 8$ and $M 10$. The calculation of this gain is complicated by the differential positive feedback provided by transistors $M 9$ and M11. This gain can be derived with the help of Figure 3-15 which shows the small signal equivalent circuit of the output gain stage that is composed of transistors M6 through M11. Applying nodal analysis to the output nodes and writing current summation equations results in two equations

$$
\begin{equation*}
V_{6} g m_{8}=-\left[g m_{6} V_{10}+g m_{11} V_{5}\right], \tag{3-34}
\end{equation*}
$$

and

$$
\begin{equation*}
V_{5} g m_{10}=-\left[g m_{7} V_{9}+g m_{9} V_{6}\right] \tag{3-35}
\end{equation*}
$$

Rearranging Equations 3-34 and 3-35 in matrix solution, applying Cramer's rule, and solving for the output nodes $V_{5}$ and $V_{6}$ in terms of $V_{10}$ and $V_{9}$ yields

$$
\begin{equation*}
V_{6}=\frac{-V_{10}\left[\frac{g m_{6}}{g m_{8}}\right]+V_{9}\left[\frac{g m_{7} g m_{11}}{g m_{10} g m_{8}}\right]}{1-\left[\frac{g m_{9} g m_{11}}{g m_{10} g m_{8}}\right]}, \tag{3-36}
\end{equation*}
$$


Figure 3-15. Small signal equivalent circuit of the output gain stage in the preamplifier.
and

$$
\begin{equation*}
V_{5}=\frac{-V_{9}\left[\frac{g m_{7}}{g m_{10}}\right]+V_{10}\left[\frac{g m_{9} g m_{6}}{g m_{10} g m_{8}}\right]}{1-\left[\frac{g m_{9} g m_{11}}{g m_{10} g m_{8}}\right]} \tag{3-37}
\end{equation*}
$$

Taking Equations 3-36 and 3-37 and solving for the differential output expression yields

$$
\begin{equation*}
\left(V_{5}-V_{6}\right)=\frac{V_{10}\left[\left(\frac{g m_{6}}{g m_{8}}\right)+\left(\frac{g m_{9} g m_{6}}{g m_{10} g m_{8}}\right)\right]-V_{9}\left[\left(\frac{g m_{7}}{g m_{10}}\right)+\left(\frac{g m_{7} g m_{11}}{g m_{10} g m_{8}}\right)\right]}{1-\left[\frac{g m_{9} g m_{11}}{g m_{10} g m_{8}}\right]} \tag{3-38}
\end{equation*}
$$

If complete symmetry is preserved in the circuit design, then $g m_{8}=g m_{10}, g m_{9}=g m_{11}$, and $g m_{6}=g m_{7}$. Thus, Equation 3-38 can be re-wntten as

$$
\begin{equation*}
\left(V_{5}-V_{6}\right)=\frac{\left(V_{10}-V_{9}\right)\left[\left(\frac{g m_{6}}{g m_{8}}\right)\left(1+\frac{g m_{9}}{g m_{8}}\right)\right]}{1-\left[\frac{g m_{9}{ }^{2}}{g m_{8}^{2}}\right]} \tag{3-39}
\end{equation*}
$$

and then factored and simplified to

$$
\begin{equation*}
\left(V_{5}-V_{6}\right)=\frac{-1\left(V_{9}-V_{10}\right)\left(\frac{g m_{6}}{g m_{8}}\right)}{1-\left(\frac{g m_{9}}{g m_{8}}\right)} \tag{3-40}
\end{equation*}
$$

Finally, solving for the differential gain gives the result

$$
\begin{equation*}
\frac{\left(V_{5}-V_{6}\right)}{\left(V_{9}-V_{10}\right)}=\frac{-g m_{6}}{g m_{8}-g m_{9}} . \tag{3-41}
\end{equation*}
$$

After substitutıng Equations 3-33 and 3-41 into Equation 3-32, the overall differential
gain of the preamplifier can be expressed as

$$
\begin{equation*}
\frac{\left(V_{5}-V_{6}\right)}{\left(V_{4}-V_{3}\right)}=\left(\frac{g m l}{g m 4}\right)\left(\frac{g m_{6}}{g m_{8}-g m_{9}}\right) . \tag{3-42}
\end{equation*}
$$

This is a very interesting result in that the small sıgnal differential gain of the preamplifier is very much dependent upon the subtraction of two NMOS transistor transconductances. Further investugation of Equation 3-42 can be performed. Suppose that all transistors in the preamplifier are operating in strong inversion. The transconductance of a MOS transistor operating in strong inversion is given by [25] and is

$$
\begin{equation*}
g m=\sqrt{2 I_{D} \mu_{o} C_{o x}\left(\frac{W}{L}\right)} . \tag{3-43}
\end{equation*}
$$

Substituting this expression for the transconductance of a transistor into Equation $3-42$, results in

$$
\begin{equation*}
\left.\frac{\left(V_{5}-V_{6}\right)}{\left(V_{4}-V_{3}\right)}=\left(\frac{\sqrt{2 I_{D 1} \mu_{n} C_{O X}\left(\frac{W}{L}\right)_{1}}}{\sqrt{2 I_{D 4} \mu_{p} C_{O X}\left(\frac{W}{L}\right)_{4}}}\right) \frac{\sqrt{2 I_{D 6} \mu_{p} C_{O X}\left(\frac{W}{L}\right)_{6}}}{\sqrt{2 I_{D 8} \mu_{n} C_{O X}\left(\frac{W}{L}\right)_{8}}-\sqrt{2 I_{D 9} \mu_{n} C_{O X}\left(\frac{W}{L}\right)_{9}}}\right) \tag{3-44}
\end{equation*}
$$

Note that transistors M4 and M6 of Figure 3-14 comprise a simple transistor current mırror circuit configuration and therefore the drain currents of the transistors are related by the relationship

$$
\begin{equation*}
I_{D 6}=\frac{\left(\frac{W}{L}\right)_{6}}{\left(\frac{W}{L}\right)_{4}} I_{D 4} \tag{3-45}
\end{equation*}
$$

Also, from Figure 3-14, the drain current of transistor M6 splits between transistors M8 and M11. Therefore, the sum of the drain currents in transistors M8 and M11 equals the total drain current in $M 6$, or simply

$$
\begin{equation*}
I_{D 6}=I_{D 8}+I_{D 11} \tag{3-46}
\end{equation*}
$$

The current split of $I_{D 6}$ is based upon the relative transistor sizes of $M 8$ and M11, which can be calculated as

$$
\begin{equation*}
I_{D 8}=\frac{\left(\frac{W}{L}\right)_{8} I_{D 6}}{\left(\frac{W}{L}\right)_{11}+\left(\frac{W}{L}\right)_{8}}, \tag{3-47}
\end{equation*}
$$

and

$$
\begin{equation*}
I_{D 11}=\frac{\left(\frac{W}{L}\right)_{11} I_{D 6}}{\left(\frac{W}{L}\right)_{11}+\left(\frac{W}{L}\right)_{8}} \tag{3-48}
\end{equation*}
$$

Substatuting Equations 3-46, 3-47, and 3-48 into Equation 3-44 and factoring out common terms in the numerator and denominator results in the expression

$$
\begin{equation*}
\left.\frac{\left(V_{5}-V_{6}\right)}{\left(V_{4}-V_{3}\right)}=\left(\frac{\sqrt{\left(\frac{W}{L}\right)_{1}}}{\sqrt{\left(\frac{W}{L}\right)_{4}}}\right) \frac{\sqrt{\left(\frac{W}{L}\right)_{6}}}{\sqrt{\frac{\left[\left(\frac{W}{L}\right)_{8}\right]^{2}}{\left[\left(\frac{W}{L}\right)_{11}\right]^{2}}}}\right) . \tag{3-49}
\end{equation*}
$$

Thus, for strong inversion operation, the differential gain of the preamplifier is
independent of the bias current in the devices and depends only upon the relative size ratios of the transistors. This feature is advantageous since variations in the bias currents of the circuit due to transistor mismatch or other process variations will have little effect on the gain performance of the circuit. Another important issue in the design of the preamplifier is that the transconductances of transistors $M 8$ and $M 10$ relative to the transconductances of transistors $M 9$ and M11 must be separated by enough margin so that small mismatches between these transistors do not result in large gain variations. Therefore, good matching between these devices is desired for tight open loop gain control. This requirement is addressed by selection of transistor device sizes and layout techniques to improve matching of these transistors.

The frequency response of the preamplifier consists of two poles in the signal path and can be expressed as

$$
\begin{equation*}
A_{v}(f)=\frac{\text { Amid }}{\left(1+j \cdot \frac{f}{f_{1}}\right)\left(1+j \frac{f}{f_{2}}\right)} \tag{3-50}
\end{equation*}
$$

where Amıd is the low frequency gain of the preamplifier given by Equation 3-42. The terms $f_{1}$ and $f_{2}$ in Equation 3-50 are the representative frequencies of the two poles (nodes 5 and 9 ) that are present in the signal path of the circuit. The term $f_{1}$ can be found by the expression

$$
\begin{equation*}
f_{1}=\frac{1}{2 \pi\left(\frac{1}{g m_{4}}\right) C_{9}} \tag{3-51}
\end{equation*}
$$

where $g m_{4}$ is transconductance of transistor $M 4$ and $C 9$ is the total capacitance on node 9 of the curcuit. Sumularly, the term $f_{2}$ is given by

$$
\begin{equation*}
f_{2}=\frac{1}{2 \pi\left(\frac{1}{g m_{8}-g m_{9}}\right) C_{5}} \tag{3-52}
\end{equation*}
$$

where $g m_{8}$ and $g m_{9}$ are the transconductance of transistors $M 8$ and $M 9$, respecitvely, and $C 5$ is the total capacitance on the output node of the circuit. From the equations presented above, an intuative feel and fundamental understanding can be developed to determine what design parameters influence the gain and bandwidth performance of the circuit. Neglecting the preamplifier's load capacitance, the transistor device sizes and the parasitic capacitances present in the integrated circuit layout will dictate the total capacitance on nodes 9 and 5 and thus ultimately determine the overall bandwidth of the carcuit. As previously mentioned and given in Equation 3-49, the relatıve transistor device sizes will also determine the gain of the preamplifier because the gain, to first order, is independent of bias currents in the transistors for strong inversion operation. To achieve optımal performance, small geometry devices with small capacitances and good tight layout interconnect technıques should be implemented in the design and layout of the preamplifier.

The de coupling at the input of the preamplifier in this offset correction architecture limits the CMIR of the comparator. For this ADC application, a CMIR of 2volts is desired. Thus, it is necessary to find the maximum positive and negative common-mode input ranges of the preamplifier. The maximum positive CMIR is given by

$$
\begin{equation*}
V i n_{\max }=V d d-V g s_{M 4}-V d s_{M 1}+V g s_{M 1} \tag{3-53}
\end{equation*}
$$

and can be simplified to

$$
\begin{equation*}
V l n_{\max }=V d d-\sqrt{\frac{2 I_{D 4}}{\mu_{p} C_{o X}\left(\frac{W}{L}\right)_{4}}}-V t_{M 4}+V t_{M 1} \tag{3-54}
\end{equation*}
$$

From Equation 3-53, it can be seen that the body effect on the differential input pair, which increases the threshold voltages of $M 1$ and $M 2$, actually helps improve the positive CMIR. The maximum negatıve CMIR of the preamplifier is given by

$$
\begin{equation*}
V i n_{\min }=V g s_{M 1}-\Delta V_{M 3}, \tag{3-55}
\end{equation*}
$$

and can be sımplified to

$$
\begin{equation*}
V i n_{\min }=V t_{M 1}+\sqrt{\frac{2 I_{D_{1}}}{\mu_{n} C_{o x}\left(\frac{W}{L}\right)_{1}}}+\sqrt{\frac{2 I_{D 3}}{\mu_{n} C_{o x}\left(\frac{W}{L}\right)_{3}}} . \tag{3-56}
\end{equation*}
$$

Equation 3-56 shows that the body effect on the differential input par actually degrades the negative CMIR of the preamplufier.

Equatıons 3-54 and 3-56 indicate that for given transistor device sizes an increase in bias current of the differential input stage results in the reduction of the preamplifier's CMIR. Also, note that the overall value of the CMIR for the preamplifier is independent of the transistor threshold voltage of the differential input pair.

### 3.1.5.3 Regenerative Latch Design and Analysis

The regenerative latch selected and designed for this application is shown in Figure 3-16. The latch design is a derivative of the design reported by Song [23]. The circuit is an amplifier and latch integrated into the same functional block. The diode connected loads of the input stage with current mirrors provide a limited amount of gain

Figure 3-16. Schematic diagram of the regenerative latch used in the offset corrected comparator channel.
while isolating the kickback effects of the latch from the input stage. Kıckback denotes any charge transfer or disturbance on the input nodes when the circuit transitions to latch mode. If the $V_{\text {latch }}$ control signal is a logical 0 or low ( $V_{\text {latchb }}$ is a logical 1 or high), the circuit is in compare mode and performs as an amplifier. The operation of the circuit in this condition is essentially identical to the preamplifier previously discussed in the last section. Once the $V_{\text {latch }}$ control signal goes high or is a logical 1 ( $V_{\text {latchb }}$ is a logic 0 or low), the diode connected transistors M8 and M10 are effectively disconnected from the circuit, and the amplifier becomes a positive feedback regeneratıve latch because of the cross coupled gate connection of transistors M9 and M11. The amplified differential voltage at the output just before the $V_{\text {latch }}$ signal goes high determines the decision of the latch. Since in latch mode transistor M15 effectively shorts node 15 to ground, full CMOS logıc levels are obtained from the output of the circuit.

For the selected comparator offset correction architecture, the regenerative latch circuit will employ the IOS calibration technique. Therefore, the latch carcuit must be unity gain stable and the common-mode output voltage levels must be well controlled The common-mode output levels must be controlled because they must lie within the CMIR of the differential input stage of the latch circuit when placed into a unity gan configuration. Common-mode voltage levels in differentral crrcuits are usually achieved with CMFB. A key element in this design was the elimination of the requirement for CMFB. CMFB is usually required with fully differential circuits and has several drawbacks, which usually include a reduction in speed, and an increase in power consumption and complexity. Transistor M14 is added in series with the output stage to
level shift the common-mode output voltage level to accommodate the CMIR requirements of the latch carcuit when placed in a unity gain configuration during IOS auto-zero mode. Transistor M12 is only used to match the on resistance of M13 when in compare mode. Since the output is diode clamped and level shifted to accommodate the CMIR requirements of the input stage, the latch circuit will achieve stable dc bias levels when placed in a unity gain feedback configuration and thus no CMFB is required.

Since the operation of the latch crrcuit in compare mode is essentially identical to the preamplifier with the output level shifted, the analysis of the circuit is this condition will not be repeated. Instead, emphasis will be placed on the analysis of the carcuit when in a regenerative latch configuration. The decision time required for the regenerative latch to discriminate very small input signal differences is a fundamental issue in the design of the circuit since it will impact the overall performance of the comparator

The decision time of the latch to achieve CMOS logic levels is related to the latch time constant when placed in a postive feedback state. The latch time constant is found by analyzing the regenerative part of the circuit consisting of two transistors that form the positive feedback loop. A simplıfied schematic of the regenerative portion of the latch circuit is shown in Figure 3-17. The output voltages (nodes 5 and 6 ) are assumed close together at the beginning of the latch mode so that both transistors are in the linear amplification range of operation and are driving some impedance as a load. In addition, the on resistance of transistor M12 and the common-mode voltage level shift provided by M14 are neglected in this latch mode analysis.

Writing current summation equations for the two output nodes of Figure 3-17

yields

$$
\begin{equation*}
g m V_{5}+\frac{V_{6}}{R_{L}}+C_{L} \frac{d V_{6}}{d t}=0 \tag{3-57}
\end{equation*}
$$

and

$$
\begin{equation*}
g m V_{6}+\frac{V_{5}}{R_{L}}+C_{L} \frac{d V_{5}}{d t}=0 \tag{3-58}
\end{equation*}
$$

where $g m$ is the transconductance of transistors $M 5$ and $M 6$, and $R_{L}$ and $C_{L}$ are the loads of each device. Assuming that $g m=g m_{5}=g m_{6}$, and that both transistors have identical loads. These two equations can be simplified to

$$
\begin{equation*}
R_{L} C_{L} \frac{d V_{6}}{d t}+V_{6}=-g m R_{L} V_{5}, \tag{3-59}
\end{equation*}
$$

and

$$
\begin{equation*}
R_{L} C_{L} \frac{d V_{5}}{d t}+V_{5}=-g m R_{L} V_{6} \tag{3-60}
\end{equation*}
$$

Subtracting Equations 3-59 and 3-60 from each other results in

$$
\begin{equation*}
R_{L} C_{L}\left(\frac{d V_{5}}{d t}-\frac{d V_{6}}{d t}\right)+\left(V_{5}-V_{6}\right)=g m R_{L}\left(V_{5}-V_{6}\right) . \tag{3-61}
\end{equation*}
$$

By defining $\Delta V=V_{5}-V_{6}$, Equation 3-61 can be reduced to

$$
\begin{equation*}
R_{L} C_{L}\left(\frac{d \Delta V}{d t}\right)+\Delta V=g m R_{L} \Delta V \tag{3-62}
\end{equation*}
$$

and rearranging results in the expression

$$
\begin{equation*}
\left(\frac{R_{L} C_{L}}{g m R_{L}-1}\right) \frac{d \Delta V}{d t}=\Delta V \tag{3-63}
\end{equation*}
$$

which is a first order ordinary differential equation. Equation 3-63 can be solved by
several technıques and the solution gives

$$
\begin{equation*}
\Delta V=\Delta V_{0} e^{\left(\frac{t}{\tau_{\text {lacch }}}\right)} \tag{3-64}
\end{equation*}
$$

Thus, the differentral output voltage of the latch increases exponentially in time with a latch time constant given by

$$
\begin{equation*}
\tau_{\text {latch }}=\frac{R_{L} C_{L}}{g m R_{L}-1} \approx \frac{C_{L}}{g m} \tag{3-65}
\end{equation*}
$$

Note that of the gain of each transistor is large when compared to unity, then the latch time constant is approximately equal to the inverse of the unity gain frequency of each transistor.

This circuit configuration and analysis assumes that the load capacitance $C_{L}$ is directly proportional to the size of the output transistors, which will determine the amount of capacitance on the output nodes. If the gate oxide capacitance of the output transistors is assumed to dominate the total overall load capacitance, then the load capacitance can be approxımated by

$$
\begin{equation*}
C_{L}=K_{1} \quad W L \cdot C_{O X} \tag{3-66}
\end{equation*}
$$

where $K_{I}$ is a proportionality constant which is determined by specific bias conditions and parameters of the curcuit. Substituting the expression for $C_{L}$ and the transconductance of a NMOS transistor operating in strong inversion into Equation 3-65 results in

$$
\begin{equation*}
\tau_{\text {latch }} \approx \frac{K_{1} \cdot W \cdot L C_{o x}}{\mu_{n} C_{o x}\left(\frac{W}{L}\right)(V g s-V t)}=\frac{K_{2} L^{2}}{(V g s-V t)} \tag{3-67}
\end{equation*}
$$

Equation 3-67 states that the latch time constant depends upon the technology and the transıstor sizes and bias conditions. Also, a good latch design is one which minımizes the
$C_{L}$ load capacitance and maximızes the gate overdrive $(V g s-V t)$ of transistors $M 9$ and M11.

Timing considerations often necessitate estımating the mınimum differential input voltage of the latch required to obtain successful CMOS logic levels within a given time penod. This can be achieved by solving for the time variable in Equation 3-64 and is given by

$$
\begin{equation*}
t=\tau_{\text {latch }} \cdot \ln \left[\frac{\Delta V \log i c}{\Delta V_{o}}\right]=\left(\frac{C_{L}}{g m}\right) \cdot \ln \left[\frac{\Delta V \log l c}{\Delta V_{o}}\right] \tag{3-68}
\end{equation*}
$$

where $\tau_{\text {latch }}$ is the time constant of the latch, $\Delta V_{o}$ is the initial differential input voltage of the latch, and $\Delta V_{\log , c}$ is the differential output voltage of the latch required to achieve valıd CMOS logic levels. Equation 3-68 can be used to determine the time difference to achieve successful logic levels for two inutial differential input voltages appled to the latch and this results in

$$
\begin{equation*}
\Delta t=t_{2}-t_{1}=\left(\frac{C_{L}}{g m}\right)\left(\ln \left[\frac{\Delta V \log t c}{\Delta V_{2}}\right]-\ln \left[\frac{\Delta V \log t c}{\Delta V_{1}}\right]\right) \tag{3-69}
\end{equation*}
$$

and simplifies to

$$
\begin{equation*}
\Delta t \approx \tau_{\text {latch }} \cdot \ln \left[\frac{\Delta V_{2}}{\Delta V_{1}}\right] \tag{3-70}
\end{equation*}
$$

Equations 3-64 and 3-68 imply that the response of the regenerative latch for various levels of differential input overdrive will be the same shape or waveform, but just delayed in time which can be calculated by using Equation 3-70. Figure 3-18 shows the response of the regeneratıve latch circuit for vanous levels of differential input overdrive.

Figure 3-18. Regenerative latch response for different levels of input voltage overdrive.

As can be seen from the figure, the responses of the latch for different input conditions have the same shape or waveform, but they are just delayed in time.

### 3.1.5.4 MSB and OSB Comparator Channel Integration

Detarled schematics of the MSB and OSB comparator channels are shown in Figures 3-19 and 3-20, respectively. The two comparator channels are essentally identical except for the X11 analog multiplexer that is present in the OSB comparator design. The analog multiplexer of the OSB channel is basically two CMOS transmission gate structures that are connected in parallel and is used to select the appropriate reference level of the OSB comparator. This reference selection function is integrated in the OSB comparator channel instead of the reference generation network due to replication issues in the integrated circuit layout.

The subcircuit $X 1$ consists of the differential preamplifier and $X 8$ represents the regenerative latch circuit All analog switches ( $\mathrm{X} 2-\mathrm{X} 7$ ) in the comparator channel are ımplemented with CMOS transmıssion gates to mınımze charge injection and to accommodate a large dynamic range. The NOR gate represented by $X 9$ is needed because the output of the latch is an undefined CMOS logic level when placed in auto-zero mode (switches $S 1$ and $S 2$ are open and switches $X 4-X 7$ are all closed). Since node 18 , the $V_{\text {latchb }}$ signal, is high during this condition, one input of the NOR gate is a logical 1 and thus the output of $X 9$ is defined as a logical 0 regardless of the other input. This prevents an undefined CMOS logic level to be passed to the D flup-flop of $X 10$, possibly causing excessive and unnecessary power dissipation in CMOS logic cırcuits. Thus, the X9 NOR

Figure 3-19. Most significant bit (MSB) offset corrected comparator channel.

Figure 3-20. Other significant bits (OSB) offset corrected comparator channel.
gate is used to sample the output of the latch circuit and present this signal to the D flipflop which records the comparator decision that will be accessed by the system at a later time.

The D flip-flop in the comparator channel is not the traditional implementation of an edge-triggered D flip-flop in CMOS technology. Usually a master-slave dynamic topology is invoked which consists of two transmission gates and two inverters to lower the device count and reduce area. A schematic of the edge-triggered D flip-flop is shown in Figure 3-21. The NAND gate implementation of the D flip-flop results in a larger circuit than the standard dıgıtal D flip flop, but has several important advantages for thıs application. The NAND circuit has a symmetrical sampling window in which the setup time is equal to the hold time. Also, this D flip-flop topology has excellent resolution. Its sampling window (setup time + hold time) has been reported to be below 50 ps in $2 \mu \mathrm{~m}$ CMOS technology [34]. Thus, the flip-flop achieves low metastability performance due to its high-resolution characteristics. These features are advantageous for this application because this allows a longer acceptable latch response time and results in reduced comparator metastability performance.

The NMOS transistor M1 shown in Figures 3-19 and 3-20 is used to provide overdrive recovery when the circuit transitions from compare mode back into auto-zero mode. The overdrive recovery feature was implemented because of the following scenario. When in compare mode, a large differential input sıgnal of the comparator can saturate the output stage of the preamplifier. This condition can be a problem when the cIrcuit transitions back into auto-zero mode. In auto-zero mode, the comparator will

Figure 3-21. Schematic diagram of the high-performance D flip-flop used in the comparator channel.
normally have a small differential input overdrive condition, which will be the input offset voltage of the preamplifier. Because of this small input overdrive condition in auto'zero mode, combined with the preamplifier's output stage being saturated in compare mode, the preamplifier's response can be much slower than normal when the circuit transitions from comparison mode to auto-zero mode. The implementation of transistor M1 effectively resets the preamplifier and improves the recovery process, which lowers the overall time period required for the comparator offset correction process.

### 3.2 Reference Generation Circuitry and Analysis

A resistor string was chosen as the reference generation circuit for this ADC application. This simple architecture generally results in good accuracy provided that no output current is required and the resistors can be realized within the required accuracy. The main advantages of the resistor string implementation are low complexity, guaranteed monotonic transfer characteristics, and the excellent differential non-lınearity obtained with the reference voltages.

Since the comparators of the ADC rely on the applied reference voltages in the decision making process, the reference generation circuitry plays an important role in determining the overall linearity performance of the ADC . The accuracy of the reference generation circuitry is obviously related to the matching of the resistor string. To determıne the required resistor matching for this application, the relationship between resistor mismatches and reference generation errors must be formed. Since the reference generation errors directly affect the linearity performance of the ADC , determining the

INL and DNL of the reference generation network for a given resistor mismatch is very beneficial.

The INL and DNL associated with the reference generation circuitry can be derived based upon resistor matching [24, 35, 36]. Suppose the $i$-th resistor, $R_{l}$, has a mismatch error associated with it so that

$$
\begin{equation*}
R_{t}=R+\Delta R_{t} \tag{3-71}
\end{equation*}
$$

where $R$ is the ideal value of the resistor and $\Delta R_{t}$ is the msmatch error. Now assume that all mismatches are symmetrical about the resistive ladder so that the sum of all the mısmatch terms are equal to zero. Therefore, this assumption means the relationship

$$
\begin{equation*}
\sum_{t=1}^{2^{N}} \Delta R_{t}=0 \tag{3-72}
\end{equation*}
$$

exists, where $2^{N}$ is the total number of resistors in the string required for a $N$-bit converter. The ideal voltage value at each node of the resistor string can be found by using sımple voltage division and can be expressed as

$$
\begin{equation*}
V(i)_{\text {ideal }}=\frac{(i) V_{r e f}}{2^{N}} \text { for } t=0,1,2,3 \ldots \ldots,\left(2^{N}-1\right) \tag{3-73}
\end{equation*}
$$

Including resistor mismatch errors, the actual value of the voltage at each node of the resistor string can be found by summing all of the resistors up to the node and then dividing by the sum of all the resistors in the string. This results in the expression

$$
\begin{equation*}
V(i)_{a c t u a l}=\frac{V_{r e f} \sum_{k=1}^{i} R_{k}}{\sum_{k=1}^{2^{N}} R_{k}}=\frac{V_{r e f} \sum_{k=1}^{1}\left(R+\Delta R_{k}\right)}{\sum_{k=1}^{2^{N}}\left(R+\Delta R_{k}\right)} \tag{3-74}
\end{equation*}
$$

and can be re-written as

$$
\begin{equation*}
V(i)_{a c t u a l}=\frac{V_{r e f}\left[(i) R+\sum_{k=1}^{i} \Delta R_{k}\right]}{2^{N} R+\sum_{k=1}^{2^{N}} \Delta R_{k}} . \tag{3-75}
\end{equation*}
$$

Since the sum of all mismatch errors along the resistor string are assumed zero (Equation 3-72), the second term in the denominator of Equation 3-75 sums to zero, and thus

$$
\begin{equation*}
V(i)_{a c t u a l}=\frac{V_{r e f}\left[(i) R+\sum_{k=1}^{i} \Delta R_{k}\right]}{2^{N} R}=\frac{V_{r e f}(i) R}{2^{N} R}+\frac{V_{r e f}}{2^{N}}\left(\frac{\sum_{k=1}^{i} \Delta R_{k}}{R}\right) \tag{3-76}
\end{equation*}
$$

Equation 3-76 can be re-written in the form of

$$
\begin{equation*}
V(i)_{a c t u a l}=V(i)_{\text {rdeal }}+\frac{V_{r e f}}{2^{N}}\left(\sum_{k=1}^{i} \frac{\Delta R_{k}}{R}\right) \tag{3-77}
\end{equation*}
$$

The form of Equation 3-77 is very useful and can be used to help determine the $\mathbb{I N L}$ and DNL of the resistor string.

The $\operatorname{INL}$ of the resistor strıng is defined as the difference between the actual and ideal reference voltage taps, or

$$
\begin{equation*}
I N L(i)=V(i)_{a c t u a l}-V(i)_{\text {Ideal }} \tag{3-78}
\end{equation*}
$$

Substituting Equation 3-77 into Equation 3-78, yields

$$
\begin{equation*}
I N L(i)=\left[V(i)_{\text {tdeal }}+\frac{V_{r e f}}{2^{N}}\left(\sum_{k=1}^{i} \frac{\Delta R_{k}}{R}\right)\right]-V(i)_{\text {ideal }} \tag{3-79}
\end{equation*}
$$

and simplifies to

$$
\begin{equation*}
I N L(i)=\frac{V_{r e f}}{2^{N}}\left(\sum_{k=1}^{i} \frac{\Delta R_{k}}{R}\right) \tag{3-80}
\end{equation*}
$$

Equation 3-80 is a general expression of the NLL for a given $i$-th tap of the resistor string expressed in terms of volts This equation can easıly be expressed as a fraction of an LSB. A worst-case condition of INL can be imposed by assuming that the lower half of resistors have a maximum positive mısmatch and the upper half of resistors have a maximum negative mısmatch, or vice versa [24, 35]. Thus, using this worst-case analysis the maximum INL occurs at the middle tap of the resistor string $\left[i=2^{(N-I)}\right]$, and results in the expression of

$$
\begin{equation*}
|I N L|_{\max }=\frac{V_{r e f}}{2^{N}}\left(\sum_{k=1}^{2^{N-1}} \frac{\Delta R_{k}}{R}\right)=\frac{V_{r e f}}{2}\left|\frac{\Delta R_{k}}{R}\right|_{\max } \tag{3-81}
\end{equation*}
$$

The DNL of the resistor string can be defined as the actual step value between two adjacent reference voltage taps minus the ideal voltage step value Using Equations 3-73 and 3-77, this is expressed as

$$
\begin{equation*}
\left|V_{t+1}-V_{\imath}\right|=\left[\frac{(i+1) V_{r e f}}{2^{N}}+\frac{V_{r e f}}{2^{N}} \sum_{k=1}^{t+1} \frac{\Delta R_{k}}{R}\right]-\left[\frac{(i) V_{r e f}}{2^{N}}+\frac{V_{r e f}}{2^{N}} \sum_{k=1}^{t} \frac{\Delta R_{k}}{R}\right], \tag{3-82}
\end{equation*}
$$

and can be simplified to

$$
\begin{equation*}
\left|V_{\imath+1}-V_{t}\right|=\left|\frac{V_{r e f}}{2^{N}}+\frac{V_{r e f}}{2^{N}}\left(\frac{\Delta R_{i}}{R}\right)\right|=\left\lvert\, \frac{V_{r e f}}{2^{N}}\left(1+\frac{\Delta R_{t}}{R}\right) .\right. \tag{3-83}
\end{equation*}
$$

The DNL of each voltage tap can be calculated by the expression

$$
\begin{equation*}
D N L(l)=\left|\frac{V_{r e f}}{2^{N}}\left(1+\frac{\Delta R_{i}}{R}\right)-\frac{V_{r e f}}{2^{N}}\right|=\frac{V_{r e f}}{2^{N}}\left|\frac{\Delta R_{t}}{R}\right|_{\max } . \tag{3-84}
\end{equation*}
$$

Thus, the maximum DNL of the resistor string will occur at the voltage tap for which $\Delta R$ is at its maximum value and is given by

$$
\begin{equation*}
|D N L|_{\max }=\frac{V_{r e f}}{2^{N}}\left|\frac{\Delta R_{i}}{R}\right|_{\max } . \tag{3-85}
\end{equation*}
$$

Now that the INL and DNL expressions of the reference generation circuitry have been derived, the lineanty errors of the reference generation circuitry can be calculated based upon a given resistor mismatch. For this application, 6-bits of resolution with a nominal reference voltage of 1.275 V is desired. Therefore, the reference generation circuitry must contain $2^{N}$ or 64 resistors. Suppose resistor matching of $1 \%$ is achieved in the reference generation circuitry. The maximum $\operatorname{INL}$ error contribution of the resistor strıng expressed as a fraction of an ADC LSB is given by

$$
\begin{equation*}
|I N L|_{\max }=\frac{\frac{V_{r e f}}{2}\left|\frac{\Delta R}{R}\right|_{\max }}{1 L S B}=\frac{\frac{1.275}{2}\left|\frac{0.01 R}{R}\right|_{\max }}{\frac{V_{r e f}}{2^{N}}}=\frac{6.37 \mathrm{mV}}{20 \mathrm{mV}}=0.32 L S B \tag{3-86}
\end{equation*}
$$

The maximum DNL error contribution of the resistor string expressed as a fraction of an ADC LSB is given by

$$
\begin{equation*}
|D N L|_{\max }=\frac{\frac{V_{r e f}}{2^{N}}\left|\frac{\Delta R}{R}\right|_{\max }}{1 L S B}=\frac{\frac{1.275}{2^{6}}\left|\frac{0.01 R}{R}\right|_{\max }}{\frac{V_{r e f}}{2^{6}}}=\frac{0.02 \mathrm{mV}}{20 \mathrm{mV}}=0.01 L S B \tag{3-87}
\end{equation*}
$$

Note that resistor matching in the reference generation circuitry is not as critical when determining the DNL compared to an $\operatorname{INL}$ specification of equal value The INL specification is the limiting factor in the determining the requrred matching accuracy of the resistor string since its maximum error value can be $2^{(N-1)}$ tumes larger than the maximum DNL error that can occur. It is important to note that both resistor string INL and DNL expressions are independent of the reference voltage applied to the resistive
ladder and the absolute value of the resistors, but are dependent only upon resistor matching, and the total number of resistors in the string.

### 3.3 ADC Non-linearity Analysis

The lineanty performance of the ADC is dependent upon the controlled offset voltages of the comparators and the accuracy of the reference generation curcuitry. The non-linearity analyses of each of these two critical sections of the ADC have already been derived and presented. However, these results can be combined to describe the total nonlinearity errors present in a flash or flash-type ADC based upon the offset voltage of the comparators and resistor matching in the reference generation circuitry.

The maximum $\mathbb{N L}$ error present in the ADC can be found by combining Equations 3-3 and 3-81. The worst-case INL error associated with the ADC expressed as a fraction of an LSB is given by

$$
\begin{equation*}
I N L_{A D C}=\frac{\left|V_{o S}\right|_{\max }+\frac{V_{r e f}}{2}\left|\frac{\Delta R}{R}\right|_{\max }}{1 L S B}=\frac{\left|V_{o S}\right|_{\max }+\frac{V_{r e f}}{2}\left|\frac{\Delta R}{R}\right|_{\max }}{\frac{V_{r e f}}{2^{N}}} \tag{3-87}
\end{equation*}
$$

Simularly, Equations 3-6 and 3-85 can be combined to establish the maxımum DNL error that can occur in the ADC. The worst-case DNL error associated with the ADC expressed as a fraction of an LSB is given by

$$
\begin{equation*}
D N L_{A D C}=\frac{\left|V_{O S_{t}}-V_{O S_{t+1}}\right|_{\max }+\frac{V_{r e f}}{2^{N}}\left|\frac{\Delta R}{R}\right|_{\max }}{1 L S B}=\frac{2\left|V_{O S}\right|_{\max }+\frac{V_{r e f}}{2^{N}}\left|\frac{\Delta R}{R}\right|_{\max }}{\frac{V_{r e f}}{2^{N}}} \tag{3-88}
\end{equation*}
$$

which assumes two adjacent comparators have maximum comparator offset voltages in
the positive and negative directions.
Some observations can be made regarding Equations 3-87 and 3-88. First of all, the DNL errors of the ADC will be totally dominated by the offset voltage of the comparators and the resistor mismatch in the reference generation circuitry is negligible. Interesting to note, however, that both resistor mismatch and comparator offset can be significant contributors to INL errors in a flash or flash-type ADC. Therefore, both the offset voltages of the comparators and resistor mismatches must be well controlled over process variations to guarantee good ADC linearity performance.

Suppose resistor matching of $1 \%$ is achieved in the reference generation circuitry and the maxımum corrected comparator offset voltage is maintained below 2.5 mV . Based upon these assumptions, the $\mathbb{I N L}$ and DNL errors of the ADC can be calculated. The worst-case INL of the ADC can be calculated by using Equation 3-87 and is given by

$$
\begin{equation*}
I N L=\frac{2.5 \mathrm{mV}+\frac{1.275}{2}\left(\frac{0.01 R}{R}\right)}{1 L S B}=\frac{8.9 \mathrm{mV}}{20 \mathrm{mV}}=0.44 L S B . \tag{3-89}
\end{equation*}
$$

The DNL of the ADC can also be calculated by using Equation 3-88 and is given by

$$
\begin{equation*}
D N L=\frac{2(2.5 \mathrm{mV})+\frac{1.275}{2^{6}}\left(\frac{0.01 R}{R}\right)}{1 L S B}=\frac{5.2 \mathrm{mV}}{20 \mathrm{mV}}=0.26 L S B . \tag{3-90}
\end{equation*}
$$

The calculated $\operatorname{INL}$ and DNL values based upon the assumptions above will meet the linearity requirements of the converter. Therefore, resistor matching of $1 \%$ or less in the reference generation circuitry and corrected comparator offset voltages of less than 2.5 mV are good design goals that should meet the linearity performance required for this 6-bit ADC application.

### 3.4 Digital Error Correction and Encoder Description

The outputs of the comparators in flash or flash-type ADC architectures should form a thermometer code with a single transition point. A well-behaved comparator output bank in a flash converter produces a sequence of ones up to a certain point and then contains a sequence of zeroes beyond that point. Figure 3-22 shows an example of a thermometer code in a classical 3-bit flash ADC . However, due to comparator metastabılity, noise, delay mismatches between comparators, limited bandwidth, and other effects, the comparator outputs may produce out-of-sequence ones and zeroes in the thermometer code. This effect is called thermometer code bubbles. These bubbles can easily be recognized by a one found among zeroes or a zero found among ones. However, these bubbles usually occur near the transition point of the thermometer code.

These bubbles can be removed by using three-input NAND gates to provide limited digital error correction. This correction technique is shown in Figure 3-23. With this decoding modification, there must now be at least two consecutive zeros above a one in determining the correct transition point in the thermometer code. Thus, the dıgital error correction detects a 1-0-0 transition in the thermometer code. Note that this method of digital error correction does not eliminate all possible bubble errors, but analysis of the most common types of bubbles shows that this techniques greatly reduces the probability of a bubble propagatıng through the transition detection circuitry [17].

The data is encoded by three-input NAND gates that generate a single logic 0 in the output data. Thus, the encoder design required is a 0 -out-of- 1 detection scheme. Also, the use of three-input gates instead of two guarantees a monotonic transfer function. This


Figure 3-22. An example of a thermometer code in a classical 3-bit flash ADC.


Figure 3-23. Limited digital error correction provided from 3-input NAND gates.
is because the code sequence that will identify the $0-1$ transition in the comparator outputs is a one and two zeroes from three consecutive comparators instead of a one followed by a zero from only two comparators. The encoder is designed to select the highest 1-0-0 transition and may result in a larger output code, but this will not result in a' monotonicity error.

Metastability errors in ADCs occurs when undefined comparator outputs are passed to the digital encoder which can result in an incorrect output code. Under normal operating conditions in a flash or flash-type converter, the comparator outputs generate a thermometer code. The comparators with reference levels below the input signal will output a logical 1 and the rest of the comparators will have a logical 0 as their outputs. However, if the input signal is close or equal to a reference voltage for a particular comparator, then that comparator's output may be undefined at the end of the allotted evaluation time. There always exist a finte probability that the voltage difference at the input of a given comparator cannot be sufficiently amplified to achieve valıd CMOS logıc levels within the allotted comparison time. Thus, when this condition occurs, the output of the comparator is undefined and this indeterminate digital logic level is passed to the digital encoder possibly causing errors. This phenomenon is referred to as comparator metastability and is illustrated in Figure 3-24.

Since comparator metastability in high-speed ADCs can cause performance limiting glitches in the converter's output code, minimizing errors due to metastability is 1mportant. Whule it is possible to reduce error rates by improving the comparator or latch design, this typically conflicts with other requirements such as low area and power


Figure 3-24. An example of comparator metastability in a 3-bit flash ADC.
dissipation. Metastability error probability can be related to the regeneratıve time constant of the latch used in the comparator channel. The smaller the regenerative time constant of the latch, the lower the metastability error rate. Normally, most of the parameters of the metastability probability expression are not known with sufficient accuracy to determine the metastability error rate to more than an order of magnitude [17, 37].

Metastability errors in flash or flash-type ADCs are fundamental and can be reduced but never completely elıminated. For this application, a very low metastability error rate is not required. This is because other issues such as finite time resolution in the event capture carcuitry and scanner efficiency performance will dominate the overall error rate of the tıme measurement system. The addition of a second latch in the comparator channel has been reported to reduce metastability errors in flash ADCs by two orders of magnitude [17, 37]. Since metastability error rate is not critical for this application, this simple metastability reduction technıque was implemented in this design.

### 3.5 ADC Timing Information and Digital Controller Requirements

Although the digital control logic design of the ADC is not the focus of this work, certain relevant ADC timing information is presented in this section. The ADC control logic, which utilizes the 16 ns system clock, is responsible for all the necessary timing information to generate MSB and OSB comparator control signals and interfaces the ADC with the rest of the system. Figure 3-25 presents the two-step flash ADC timing diagram which shows most of the relevant ADC control signals and documents the ADC
*Two Step Flash ADC Timing Diagram and Control Signals

Figure 3-25. Two-step flash ADC timing diagram and control signals.
timing information and controller requirements. The specification of the ADC controller requrements assumes that a synchronous $S T A R T$ command will be provided to the ADC from the system to initiate a conversion Once the $S T A R T$ command is recerved, the MSB comparison process begins while the OSB comparators remain in the auto-zero mode The MSB comparator has 24 ns to compare the analog input signal with $1 / 2 V_{\text {ref. }}$. At the end of this evaluation time period, the output of the MSB comparator is clocked into a register. A total time period of 16 ns is allowed for the interpretation of the MSB output and selection of the appropriate reference levels for the OSB comparators. Meanwhile, after the output of the MSB channel is registered, the MSB comparator immediately enters auto-zero mode to get ready for the next conversion. After the reference voltages are selected, the OSB comparators begin their comparison process, which consumes 24 ns of conversion time. Finally, the output of the OSB comparators are clocked into their output registers and encoding with error correction is performed during the allowed latency period of one 16 ns clock cycle.

## Chapter 4

## ADC Transistor Level Design, Layout, and Simulation

### 4.1 Preamplifier Design, Layout, and Simulation

The preamplifier was developed based upon the analysis presented in Chapter 3. A detaled schematic of the preamplifier, which shows all device sizes and bias currents, is given in Figure 4-1. Since the preamplifier is being used in an OOS correction technıque, the circuit was designed for a nominal gain of 20 dB with a bandwidth that allowed the comparator outputs to reach therr final values within a comparison time of 16 ns . Gain allocation of the two gain stages in the preamplifier was performed to achieve a small input capacitance whule maintanıng good bandwidth performance. This desıgn methodology resulted in the use of small device sizes for the input differential pair and a 4X PMOS current murror gain configuration for transistors M4-M7. Also, non-mınımum gate lengths were used in most devices to improve transistor matching resulting in tighter open loop gain control and lower random offset voltage effects. In addition, device sizes and bias currents were selected to achieve a common-mode input range of at least 2 volts.

The simulated frequency response of the preamplifier with all parasitic layout and load capacitances is shown in Figure 4-2. The preamplifier achieves a bandwidth of $\mathrm{f}-3 \mathrm{~dB}=57 \mathrm{MHz}$ and a gann-bandwidth-product of 570 MHz while consuming $300 \mu \mathrm{~A}$ of current. The parasitic layout capacitances decreased the preamplifier's bandwidth performance by 15 MHz . Also, the load capacitance of 75 fF degraded the frequency response by an addtional 30 MHz . The load capacitance of 75 fF is a conservative (15\%)


Figure 4-1. Schematic diagram of preamplifier including transistor sizes (in $\mu \mathrm{m}$ ) and bias currents.

* Comparator Preamplifier Simulations

Figure 4-2. Frequency response of the preamplifier with a 75 fF load capacitance.
approximation of the parasitic capacitance that is associated with the output offset storage capacitors, which are nominally 0.5 pF . The transient response of the preamplifier is shown in Figure 4-3. This simulation verifies that the preamplifier has a gain of approximately 20 dB and the differential outputs reach their final value within the allotted evaluation tume penod of 16 ns with a $\pm 10 \mathrm{mV}$ input signal overdrive condition.

The preamplifier's dc output transfer function was found by sweeping $V_{i n}$ from 2 V to 3 V with $V_{\text {ref }}$ held at 2.5 V . The result of this sımulation is shown in Figure 4-4. The preamplifier achieves zero systematic offset error performance with no hysteresis. Figure 4-4 also shows that the output transfer charactenstics of the preamplifier is very much a nonlinear response. However, the preamplifier does exhibit a farly linear region of operation when the input lies within $\pm 50 \mathrm{mV}$ from the reference voltage. This charactenstic of the preamplifier, which is illustrated in Figure 4-5, is important since the carcuit will employ an OOS calibration technique. Since the preamplifier's output is linearly related to its input, in this regıon of operation, the preamplifier can accommodate and correct offsets of at least 50 mV in magnitude. The nonlinear response of the preamplifier can be explauned with the help of Figure 4-6, which shows the bias currents in the output transistors in addition to the preamplifier outputs. Note that switching of the preamplifier outputs occurs when the currents in $M 8$ and $M 10$ are equal and the currents in M9 and M11 are equal. The addition of transistors M9 and M11, combined with M8 and M10, provides limited positıve feedback that increases the gain and performance of the preamplifier. However, this feedback loop is effectively disabled when any of output transistors (M8-M11) turn off. Thus, the nonlınear behavior of the preamplifier's transfer
Date/Time run• 12/18/99 $\underset{\text { 10.55-49 }}{ }$ * Comparator Preamplfiter Simulatıons

Figure 4-3. Transient response of the preamplifier with a 10 mV input overdrive signal.

* Comparator Preamplifier Simulations
Date/Tıme run: 12/18/99 1058.22

Figure 4-4. DC sweep response giving the Vout vs. Vin transfer function of the preamplifier.
Date/Tıme run. 12/18/99 10:58:22 ${ }^{\text {* Comparator Preamplifier Simulations }}$

Figure 4-5. DC sweep response showing the preamplifier's linear region of operation.
Date/Tıme run: 12/18/99 10:58:22 ${ }^{*}$ Comparator Preamplifier Simulations


Figure 4-6. DC sweep response of the preamplifier showing device currents and bias conditions.
function $1 s$ due to the fact that the positive feedback used in the preamplifier is only active for a limited range of input signal.

Figure 4-7 shows the gain and frequency response of the preamplifier over a 2 volt ( $2 \mathrm{~V}-4 \mathrm{~V}$ ) common-mode input range. There is a slight decrease (7\%) in the preamplifier's gain as the common-mode input voltage is increased. This gain variation is due to the body effect on the differential input transistor par. As the common-mode voltage increases, the threshold voltages of the input transistor pair increases due to body effect and this lowers the effective transconductance of the input stage transistors which decreases the gain of the input stage and results in an overall lower gain of the preamplifier. This slight open loop gain variation is only a concern if the preamplifier's gain changes or is different when the curcuit is in an OOS correction mode versus companson mode. The gain vanation of the preamplifier has no consequences for the MSB comparator channel since the MSB comparator uses the same reference voltage value all the time. However, since reference voltages for the OSB comparators are switched based upon the MSB comparator decision, the gain vanation of the preamplifier deserves some consideration for the OSB comparator channels. Special attention was dedıcated in the ADC desıgn to ensure that the OSB comparator channel always used the same reference voltage in both the auto-zero and companson modes. If this condition is not satisfied, then a residual input-referred offset error is created due to the preamplifier's gain variation as a function of common-mode input range. The requirement of using the same reference voltage for both auto-zero and companson mode was achieved in the OSB comparator channels by starting the preamplifier's OOS calibration process based

* Comparator Preamplifier Simulations
Date/Time run: 12/18/99 11•04:09

Figure 4-7. Preamplifier gain variation as a function of a 2-volt common-mode input range.
upon the last reference selected from the previous conversion and then switching the OSB references as soon as the MSB comparator decision was available.

The integrated circuit layout plot of the preamplifier is shown in Figure 4-8. Special attention was given to the layout to keep all interconnects as short as possible to reduce parasitic layout capacitances. Also, guard rings were placed extensively around the design to minımıze substrate noise and clock coupling into the input. Transistor replication technıques were used in the layout to improve transistor matching resulting in tughter open loop gain control and lower random offset voltage effects. The preamplifier occupies a silicon area of $51 \mu \mathrm{~m} \times 66 \mu \mathrm{~m}$ and dissipates 1.5 mW from a single 5 V supply.

### 4.2 Regenerative Latch Design, Layout, and Simulation

The regenerative latch was developed based upon the analysis presented in Chapter 3. A detailed schematic of the regenerative latch carcuit, which shows all device sizes and bias currents, is given in Figure 4-9. Since the functionality of the latch circuit is essentially identical to the preamplifier when placed into the comparison mode, a sımilar design methodology was implemented. The regeneratıve latch was designed for a gain of around 20 dB in comparison mode with a bandwidth that allowed good transient response in the allotted 16 ns companson time.

As expected, the simulation results of the latch circuit when in compare mode are very simular to that achieved with the preamplifier. The simulated frequency response of the regenerative latch with all parasitic layout and load capacitances is illustrated in


Figure 4-8. Integrated circuit layout plot of the preamplifier.

Figure 4-9. Schematic diagram of regenerative latch including transistor sizes (in $\mu \mathrm{m}$ ) and bias currents.

Figure 4-10. The latch circuit design achueves a gan of approximately 21 dB with a bandwidth of $f-3 \mathrm{~dB}=55 \mathrm{MHz}$. The transient response of the latch circuit when in compare mode is shown in Figure $4-11$ for a $\pm 10 \mathrm{mV}$ input signal overdrive condition. This simulation verifies that the latch has a gain of approximately 21 dB and the differential outputs reach their final value within the allotted evaluation time period of 16 ns . Special consideration was given to the design and simulation of the regenerative latch when the circuit transitioned into latch mode. The performance of the latch circuit in this regenerative mode is critical since the circuit needs to supply enough amplification to convert potentially very small analog signals to full CMOS logıc levels. The regeneratıve latch was designed to make this transition to logic levels within an 8 ns time period. Figure 4-12 shows the transient response of the latch circuit in regenerative mode for different levels of input overdrive. The simulated transient response of the latch is based upon a 16 ns comparison interval and an 8 ns regenerative latch period. The performance of the latch is very impressive since the circuit is able to compare very small input signals and convert them to CMOS logic levels within a total time period of 24 ns . Also, note that the latch response for all input signal conditions displays basically the same shape but is just delayed in time as predicted by the latch analysis presented in Chapter 3.

The integrated circuit layout plot of the regenerative latch is shown in Figure 413. Special attention was given to the layout to keep all interconnects as short as possible to reduce parasitic layout capacitances. Also, guard rings were placed extensively around the design. Transistor replication technıques were used in the layout to improve transistor matching resulting in tighter open loop gain control and lower random offset voltage

* Comparator Latch Simulations
Date/Time run: 12/18/99 11:13:59

Figure 4-10. Frequency response of the regenerative latch in compare mode with a $\mathbf{2 5} \mathbf{f F}$ load capacitance.
* Comparator Latch Simulations
Date/Time run: 12/18/99 11 18:05

Figure 4-11. Transient response of the regenerative latch in compare mode with a 10 mV input overdrive.
* Comparator Latch Simulations
Date/Time run: 12/18/99 11:19:30


Figure 4-12. Transient response of the regenerative latch in latch mode for different levels of input overdrive.

Figure 4-13. Integrated circuit layout plot of the regenerative latch.
effects. The regenerative latch occupies a silicon area of $51 \mu \mathrm{~m} \times 92 \mu \mathrm{~m}$ and dissipates 1.1 mW from a single 5 V supply.


### 4.3 Comparator Channel Design, Layout, and Simulation

Since the MSB and OSB comparator channels are essentially identical with the exception of the reference selection network in the OSB channel, the layout and simulation of only the MSB comparator channel is presented. One of the main objectıves in the comparator channel simulation process is to evaluate the offset correction performance of the comparator channel and to venfy correct operation with a given set of timing conditions. In a SPICE sımulation, all transistors are assumed identical for a given set of bias conditions, and therefore random offset effects associated with circuit design is generally not modeled or covered in the simulation. Since the comparator channel has zero systematic offset error and random offset effects are not modeled, a unıque challenge exists to evaluate the offset correction functionality and performance of the comparator channel with SPICE simulations.

The anticipated residual input-referred comparator offset voltage after calibration has been presented in Chapter 3. However, evaluation of the offset correction process and performance of the calibration technique applied to the comparator channel is fundamental. This was accomplished with SPICE simulations by artificially inserting offset voltage generators into the comparator channel and corresponding simulation file. A schematic diagram illustrating the implementation of offset voltage generators to emulate random offset effects is shown in Figure 4-14. In Figure 4-14, the voltage source

$V_{\text {off } 1}$ represents the uncorrected offset voltage of the preamplifier while the voltage source $V_{\text {off } 2}$ emulates the uncalibrated offset voltage of the latch circuitry The differential mismatch in charge injection of CMOS switches represented by $X 6$ and $X 7$ are not modeled in this simulation due to the absence of detaled experimental data and characterization on the charge injection mismatch between adjacent pars of CMOS transistors. Differential charge injection mismatch is a complicated process that is a function of a number of parameters such as device area, channel length, gate voltage slew rate, carner mobility, and input and output impedances [31, 32]. The offset correction architecture should be robust against charge injection effects due to the implementation of a differential topology combined with the utilization of CMOS transmıssion gates as switches.

Based upon the circuit in Figure 4-14, SPICE simulations were performed to evaluate the offset correction performance of the comparator channel. Figures 4-15 and 4-16 show simulations results for a comparator channel conversion with a $\pm 1 \mathrm{mV}$ input signal (relative to the reference voltage) and 5 mV offset voltage generators for $V_{\text {off } 1}$ and $V_{\text {of2 } 2}$. Figures 4-15 and 4-16 are results from the same simulation except that the bottom set of traces in Figure 4-16 show the timing information of the offset correction process. Figure 4-17 illustrates the comparator's overdrive recovery response. Notice how the preamplifier's outputs quickly recover back to the baseline to begin the OOS auto-zero process The simulations shown in Figures 4-15, 4-16, and 4-17 verified the basic functionality of the comparator offset correction technique and overdrive recovery process. Finally, a simulation was performed to determine the limitations of the offset
Date/Time run. 12/18/99 $\begin{array}{ll}\text { 10.25:15 ADC Comparator Channel Simulatıons }\end{array}$
 1.43v(x1.23) $\circ \mathrm{v}(\mathrm{x} 124)$
 280 ns 305 ns
Figure 4-15. Transient response of comparator channel with $1 \mathbf{m V}$ input overdrive and 5 mV offsets.
Date/Time run 12/18/99 10:25:15 ADC Comparator Channel Simulations

Figure 4-16. Transient response of comparator channel showing comparator control waveforms.
Temperature. 27.0


Figure 4-17. Transient response of comparator channel showing overdrive recovery performance.
correction process of the comparator channel. Figure 4-18 shows sımulations results for a comparator channel conversion with a $\pm 1 \mathrm{mV}$ input signal (relative to the reference voltage) and 50 mV offset voltage generators for $V_{\text {off } 1}$ and $V_{\text {off2 }}$. The simulated offset correction performance of the comparator channel under these conditions is very impressive. The comparator achieves a $\pm 1 \mathrm{mV}$ sensitivity even with offset voltage generators as large as 50 mV . All possible polarity combinations for $V_{\text {off } 1}$ and $V_{\text {off } 2}$ were simulated and the comparator still achieved the $\pm 1 \mathrm{mV}$ resolution. Based upon these simulation results, the comparator channel design should achieve the resolution and offset correction performance required for this 6-bit ADC application.

The integrated circuit layout plot of the MSB comparator channel is shown in Figure 4-19. Special attention was given to the layout process to develop a comparator channel that could be replicated to keep all common interconnects as short as possible while stıll makıng efficient use of silicon area. The MSB comparator channel occupies a silicon area of $51 \mu \mathrm{~m} \times 586 \mu \mathrm{~m}$ and dissipates 2.6 mW from a single 5 V supply.

### 4.4 Reference Generation Design, Layout, and Simulation

A resistive ladder was used to create the necessary reference voltages for the comparators of the ADC. Based upon the lineanty analysis of the reference generation crrcuitry presented in Chapter 3, a resistor matching of $1 \%$ is required. Resistors implemented in an integrated circuit typically have very poor absolute accuracy, but the relatıve accuracy or matching of resistors can be quite good. The implementation of polysilicon resistors were used in the reference generation circuitry. Polysilicon resistors
Date/Time run: 12/18/99 10:48:11 * ADC Comparator Channel Simulations

$\circ \mathrm{v}(\mathrm{x} 1.27) \quad \circ \mathrm{v}(\mathrm{x} 1.28) \quad \Delta \mathrm{v}(\mathrm{Q})$

Figure 4-18. Transient response of comparator channel with $1 \mathbf{m V}$ input overdrive and 50 mV offsets.

Figure 4-19. Integrated circuit layout plot of MSB comparator channel.
have very good matching characteristics and also exhibit excellent voltage and temperature coefficients. The selection of the size of the unit resistor cell replicated to create the resistive ladder was complicated by the absence of experimental data on the matching of polysilicon resistors in CMOS processes. As a result, the size or area of the resistor unit cell was chosen based upon other ADC designs reported in the literature [14]. The layout of the resistive ladder was folded once at its midpoint to reduce process gradients and to facilitate the connection of two reference voltages that are required for each OSB comparator channel. The ladder consists of 64 polysilicon resıstors each with a width of $12.5 \mu \mathrm{~m}$ and length of $30 \mu \mathrm{~m}$. With a sheet resistivity of about $25 \Omega / \square$ for the polysilicon material, the unit resistor was about $60 \Omega$ which resulted in an overall ladder impedance of $3.8 \mathrm{k} \Omega$. A partial integrated circuit layout plot of the reference generation network is shown in Figure 4-20. The complete reference generation circuitry occupies a silicon area of $1578 \mu \mathrm{~m} \times 72 \mu \mathrm{~m}$ and dissipates 0.4 mW from a reference voltage of 1.275 V .

### 4.5 ADC Prototype Chip Design, Layout, and Simulation

The ADC was developed based upon the integration of the major sections presented in Chapter 3. Each major section of the ADC was independently verified after layout for correct functionality and performance As a result, the integration of the mixed-signal system was a straight-forward process.

SPICE simulations of the entire 6-bit ADC were performed to verify correct integrated circuit layout, functionality, and performance. Simulation of a mixed-signal


Figure 4-20. Partial integrated circuit layout of the resistive divider network.
system; such as an ADC, poses interesting challenges it terms of sımulation efficiency and interpretation of results. A unique simulation technique was used to reduce the enormous amount of information and output data to an output data format that could easily be interpreted to verify correct ADC functionality.

The sımulation methodology implemented to evaluate the ADC is a unique but simple process. The SPICE simulation file was created to set-up the ADC to run at a conversion rate of 15.625 MHz that resulted in synchronous ADC output data avarlable every 80 ns. Thus, a synchronous and periodic conversion rate was achieved. Commands were written in the spice simulation file, to periodically record the voltages of all relevant waveforms required to verify correct ADC functionality and performance. As a result, a tabular text file was created which contained, for all conversions sımulated, the analog input of the ADC and the corresponding output code that was available 80 ns later This SPICE simulation methodology allowed quick verification of the ADC functionality for all conversions simulated. An abbreviated listing of the simulation output file created is shown in Figure 4-21. If this technique had not been implemented, then an enormous amount of time would have been spent viewing and studying the ADC sımulation results with a post-graphics display program.

Correct functionality of the ADC for all possible output codes was verıfied with SPICE sımulations. Extensive ADC simulations revealed that switching transients were generated in the reference ladder when the reference voltages for the OSB comparators were changed. These transients were most prominent near the middle of the resistor ladder and affected the performance of the OSB comparators utilizing reference voltages

| ****** | adc transient | simulations analysis tnom= | 25 temp= | 25 |
| :---: | :---: | :---: | :---: | :---: |
| ****** |  |  |  |  |
| m1_vin | = | $250 \mathrm{E}+00$ from= | $1.24 \mathrm{E}-07 \mathrm{to}=$ | 1.25E-07 |
| m1_vout0 | = | $5.00 \mathrm{E}+00$ from= | $1.62 \mathrm{E}-07$ to= | $1.63 \mathrm{E}-07$ |
| m1_vout1 | = | -3 10E-07 from= | $1.62 \mathrm{E}-07$ to= | $163 \mathrm{E}-07$ |
| m1_vout2 | = | -3 07E-07 from= | $1.62 \mathrm{E}-07$ to= | $163 \mathrm{E}-07$ |
| m1_vout3 | = | -2.99E-07 from= | $1.62 \mathrm{E}-07$ to= | 1 63E-07 |
| m1_vout4 | = | -3.00E-07 from= | $1.62 \mathrm{E}-07$ to= | 1 63E-07 |
| m1_vout5 | = | -2.97E-07 from= | $1.62 \mathrm{E}-07$ to= | 1 63E-07 |
| m1_voflow | = | -2.89E-07 from= | $1.62 \mathrm{E}-07$ to= | 1 63E-07 |
| m2_vin | = | $2.52 \mathrm{E}+00$ from= | $1.88 \mathrm{E}-07 \mathrm{to}=$ | 1.89E-07 |
| m2_vout0 | = | -3.06E-07 from= | $2.26 \mathrm{E}-07$ to= | 2 27E-07 |
| m2_vout1 | = | $5.00 \mathrm{E}+00$ from= | $2.26 \mathrm{E}-07$ to= | $2.27 \mathrm{E}-07$ |
| m2_vout2 | = | -3.07E-07 from= | $2.26 \mathrm{E}-07$ to= | 2 27E-07 |
| m2_vout3 | = | -2.99E-07 from= | $2.26 \mathrm{E}-07$ to= | 2 27E-07 |
| m2_vout4 | = | -300E-07 from= | 2 26E-07 to= | 2.27E-07 |
| m2_vout5 | = | -2 97E-07 from= | $2.26 \mathrm{E}-07$ to= | 2 27E-07 |
| m2_voflow | = | -2.89E-07 from= | $2.26 \mathrm{E}-07$ to= | 2.27E-07 |
| m3_vin | = | $254 \mathrm{E}+00$ from= | $252 \mathrm{E}-07$ to= | 2.53E-07 |
| m3_vout0 | $=$ | $5.00 \mathrm{E}+00$ from= | $2.90 \mathrm{E}-07$ to= | 2.91E-07 |
| m3_vout1 | = | $5.00 \mathrm{E}+00$ from= | $2.90 \mathrm{E}-07$ to= | 2.91E-07 |
| m3_vout2 | = | -3.07E-07 from= | $290 \mathrm{E}-07$ to= | $291 \mathrm{E}-07$ |
| m3_vout3 | = | -2 99E-07 from= | $2.90 \mathrm{E}-07$ to= | $291 \mathrm{E}-07$ |
| m3_vout4 | = | -3.00E-07 from= | $2.90 \mathrm{E}-07$ to= | 2.91E-07 |
| m3_vout5 | = | -2.97E-07 from= | $2.90 \mathrm{E}-07$ to= | $291 \mathrm{E}-07$ |
| m3_voflow | = | -2.90E-07 from= | $2.90 \mathrm{E}-07$ to= | $291 \mathrm{E}-07$ |
| m4_vin | $=$ | $2.56 \mathrm{E}+00$ from= | $3.16 \mathrm{E}-07$ to= | $317 \mathrm{E}-07$ |
| m4_vout0 | = | -3.06E-07 from= | $3.54 \mathrm{E}-07$ to= | 3.55E-07 |
| m4_vout1 | = | -3.08E-07 from= | $3.54 \mathrm{E}-07 \mathrm{to}=$ | 3 55E-07 |
| m4_vout2 | = | $500 \mathrm{E}+00$ from= | $3.54 \mathrm{E}-07 \mathrm{to}=$ | 3 55E-07 |
| m4_vout3 | = | -2.99E-07 from= | $3.54 \mathrm{E}-07$ to= | 3.55E-07 |
| m4_vout4 | = | -3.00E-07 from= | $3.54 \mathrm{E}-07 \mathrm{to}=$ | 3 55E-07 |
| m4_vout5 | = | -2.97E-07 from= | $3.54 \mathrm{E}-07$ to= | 3 55E-07 |
| m4_voflow | = | -2.89E-07 from= | $3.54 \mathrm{E}-07$ to= | 3 55E-07 |
| m5_vin | = | $258 \mathrm{E}+00$ from= | $3.80 \mathrm{E}-07$ to= | $381 \mathrm{E}-07$ |
| m5_vout0 | = | $5.00 \mathrm{E}+00$ from= | $4.18 \mathrm{E}-07$ to= | 4 19E-07 |
| m5_vout1 | = | -3.10E-07 from= | $4.18 \mathrm{E}-07$ to= | 4 19E-07 |
| m5_vout2 | = | $5.00 \mathrm{E}+00$ from= | $418 \mathrm{E}-07$ to= | 4 19E-07 |
| m5_Vout3 | = | -2.99E-07 from= | $4.18 \mathrm{E}-07$ to= | 4 19E-07 |
| m5_vout4 | = | -3.00E-07 from= | $418 \mathrm{E}-07$ to= | $4.19 \mathrm{E}-07$ |
| m5_vout5 | = | -2.97E-07 from= | $4.18 \mathrm{E}-07$ to= | 4.19E-07 |
| m5_voflow | = | -2.90E-07 from= | $4.18 \mathrm{E}-07$ to= | 4 19E-07 |

Figure 4-21. Abbreviated listing of the ADC simulation output file.
in this region. The switching transients created in the reference generation circuitry were minımized to acceptable levels by placing three external bypass capacitors along the resistor ladder. Due to time constraints, this design modification was deemed an acceptable solution and no additional measures or precautions were taken.

A large mixed-signal system such as an ADC requires careful floor planning and often iteration between design, sımulation, and layout. Significant effort was spent in achieving an optimal ADC layout. Most of this tume was consumed in developing a comparator channel that could be replicated with efficient use of silicon area. The integrated circuit layout was preformed in a manner such that sensitive analog sections were isolated from the digital circuitry. Extensive substrate and well connections were implemented throughout the mixed-signal layout. All comparator channels and individual subcircuits were surrounded by guard rings to minimize norse and substrate coupling. To isolate and de-couple critical power supple lines from transient noise generated in various sections of the ADC design, the integrated circuit layout employed three different power supply systems. One power system was dedicated to the sensitive analog sections of the ADC. A second set of power and ground connections was committed to the semi-analog sections of the layout. Finally, a third power supply system was connected to the digital sections of the ADC. All power and ground buses were made very wide with redundant connectivity to reduce the equivalent series resistance of the metal traces. Also, multiple power and ground pins with separate bond wires to package pins were used to reduce the equivalent series inductance of the packaging for improved noise immunity.

The 6-bit ADC desıgn dissıpates 90 mW and occupies a sılıcon area of 1.97 mm x
1.13 mm in $0.8 \mu \mathrm{~m}$ CMOS technology. The integrated circuit layout of the ADC prototype chip is shown in Figure 4-22. The ADC prototype chip, which measures $2.37 \mathrm{~mm} \times 1.87 \mathrm{~mm}$, contains the complete 6-bit two-step flash ADC, along with an enturely separate comparator channel with digital control logic.


Figure 4-22. Integrated circuit layout plot of the ADC prototype chip.

## Chapter 5

## Experimental Results

### 5.1 ADC Evaluation and Characterization

### 5.1.1 ADC Test Methodology and Circuitry

Before testıng and evaluating an ADC , a fundamental task is to determıne what parameters of the ADC must be fully characterized because this affects the test methodology and curcuitry. With most ADCs, gan and offset specifications are not the most critical parameters determining the ADC's performance in a specific application. Typically, these errors can be calibrated out either in software or hardware setup routunes. The most important specifications of the ADC for this time measurement application are the differential non-linearity (DNL) and integral non-lineanty (INL) performance of the converter because they represent irreducible errors that cannot be calibrated out at the system level. Many methods have been reported to test and characterize ADCs. Two of the common ADC test methodologies were adopted to evaluate the 6-bit CMOS two-step flash ADC.

The first test strategy implemented was a traditional method which involves the use of a digital voltmeter (DVM) to obtain hugh measurement accuracy with a static or slow varying input signal. This test method will be referred to as a dc sweep input test throughout the rest of this work. Linearity, gain, and offset errors can all be obtained and readily calculated from the knowledge of transition levels of the ADC transfer function. The dc sweep input test is performed with the converter free-running or contınuously
converting and the output code of the ADC is recorded for various input signal voltage levels which span the enture dynamic input range of the converter. The recorded information of input signal and corresponding output code can be used to determine the transition levels that represent the ADC transfer function. This sımple test methodology offers low complexity and provides good characterization of the ADC in the dc or slow varying amplitude domain.

The other test strategy implemented was to test the ADC as it would be used in the tıme measurement application. This test method involved a computer-based system with a data acquisition card and extensive support circuitry, which allows testing the ADC at full-speed with full-range dynamic inputs. Also, this computer-aded ADC charactenzation methodology provides tremendous flexibility since almost any test pattern or condition can be generated with the corresponding results recorded.

A block diagram of the experimental setup for testing the ADC by both test methodologies is shown in Figure 5-1. A CMOS clock oscillator is used to provide the 16 ns system clock for the ADC and external control logic. The control logic is required to provide synchronization and timing information between the data acquisition card of the computer and the test board. Two hıgh-speed first-in-first-out memornes (FIFOs) are used for data management and a high-speed 10-bit digital-to-analog converter (DAC) is used to create the dynamic analog input signal to the ADC. The input FIFO is used to store the input test pattern that is loaded by the computer via the data acquisition board. During the full-speed testing process, data is transferred from the input FIFO and presented to the DAC The DAC interprets these digital numbers and then generates the

Figure 5-1. Block diagram of experimental setup for testing the ADC.
corresponding voltage levels to the ADC . The output FIFO is used to record the ADC output codes during the full-speed testing process. The data recorded by the output FIFO during testing is then read by the computer with the data acquisition board. The data can then be processed and analyzed by the computer to determine and characterize the performance of the ADC .

Only the most sıgnificant 9 -bits of the 10 -bit DAC are utilized due to data management constraints. Since only 9 -bits of the 10 -bit DAC are used, the normal nonlineanty errors associated with the DAC are drastically reduced and the DAC should perform very well. Using the DAC in this configuration should provide clear separation between the errors of the ADC and errors that are normally present in the DAC. Therefore, to first order, the errors of the DAC are considered negligible when compared to the errors of the ADC . With the same reference voltage, the 9 -bits of the DAC can determine the non-linearity errors of the 6-bit ADC to $1 / 8$-bit or 2.5 mV precision, which is sufficient accuracy for this application.

A detailed schematic of the test circuitry developed to characterize the ADC by both test methodologies is shown in Figure 5-2. The test carcuit is simple in concept but in reality is complicated by synchronization issues between the data acquisition card of the computer and the test board. Also, realization of the circuitry requrres an enormous amount of connectivity due to several data paths present in the design. The mixed-signal circuit was constructed on a copper-clad board that served as a solid ground plane. Component placement was implemented in a manner to isolate analog and digital components when possible. Signal routing was performed to separate low-level analog

Figure 5-2. Schematic diagram of test circuitry to fully characterize the ADC.
input sıgnals and high-level dıgital output or clock sıgnals. Also, de-coupling capacitors were extensively used with tight connections between components power pins and ground. A photograph of the test board developed to characterize the ADC is shown in Figure 5-3. After extensive troubleshooting and verification of the test board functionality, evaluation and characterization of the ADC was performed.

### 5.1.2 DC Sweep Input Measurements

A dc sweep input test was the first type of test performed on all twenty-three ADC prototype chups. This test was performed by manually varying the input voltage to the ADC over the entire dynamic input range and recording the corresponding output code to determine the converter's transition levels. Results from these measurements indicated that the ADC design was entirely functional and demonstrated acceptable linearity performance for this dc sweep input test. Also, the converter satisfied the condition of no missing codes since every possible output code was represented in the ADC transfer function.

The measured and ideal transfer function of the ADC is shown in Figure 5-4 The two lines plotted in the figure are inseparable, which indicates good linearity characternstics of the converter. After analyzing the data of all twenty-three ADC prototype chips evaluated by the dc sweep input test, the worst-case deviation between an actual transition and ideal transition voltage was determined to be less than 4.6 mV . This impressive conclusion implies that the sum of corrected comparator offsets and reference generation errors were maintained less than $1 / 4$ LSB for all channels. Typical INL and


Figure 5-3. Photograph of test board developed to evaluate the ADC.

Figure 5-4. Typical measured versus ideal transfer function characteristics of the ADC.

DNL performance of the ADC ascertained by dc sweep input measurements are shown in Figure 5-5. Also, the INL and DNL performance for all chips evaluated by the dc sweep test method is illustrated in Figure 5-6 and Figure 5-7, respectively. Figures 5-6 and 5-7 show that the non-linearity errors of the ADC are mantained well below the required $\pm 1 / 2$ LSB specification. Also, the most severe linearity errors occur at the ADC output code transition of 31 to 32 . Further investigation of these linearity errors revealed that these errors are the result of reference voltage generation errors at or near the muddle point of the resistive divider.

The reference voltage errors are a direct result of resistor musmatch in the resistive divider and switching transients present in the reference ladder network. The resistive divider is used to create all the reference voltages to the comparators of the ADC Measurements on the three avaulable taps of the reference ladder on all prototype chips indicate that the worst-case reference voltage error occurs at the middle tap of the ladder and is on average about 7 mV below the nominal value of 3.1125 V . From the limited reference voltage measurements performed, an average resistor matching of $11 \%$ was achieved in the reference generation network. Switching transients occur in the reference ladder when the reference voltages on the OSB comparators are switched or changed from the previous conversion. The decision of whether to change the reference voltage on the OSB comparators is based upon the output decision of the MSB comparator. When the ADC output code transitions from $31(011111)$ to 32 (100000), contınuous switching of the reference voltages for the OSB comparators occurs because the output of the MSB comparator toggles between 0 and 1 during this transition region. These switching

Figure 5-5. Typical ADC non-linearity performance from DC sweep input measurements.


Figure 5-6. Integral non-linearity performance of all ADC chips from DC sweep input measurements.

Figure 5-7. Differential non-linearity performance of all ADC chips from DC sweep input measurements.
transients are believed to be significant enough to cause reference voltage generation errors especially near the middle of the resistive ladder, which leads to non-linearity errors of the ADC at these transition regions.

### 5.1.3 Dynamic Code Density Measurements

The next test methodology performed on the ADC prototype chips was a dynamic code density test. This test method emulates the real application and actually evaluates the ADC as it would be used in the time measurement application The dynamic code density test is a computer-based test methodology of characterizing ADCs at full-speed and full dynamic range [38]. The code density test produces a histogram of the digital output codes of an ADC sampling a known input signal. The histogram or output code density is a record of the number of tımes every individual output code has occurred. Note that any output code density or histogram bin that is equal to zero corresponds to a missing code in the converter's transfer function. The statistical nature of the code density test gives a more accurate characterization of the converter compared to traditional tests in which each output code is only recorded once.

Although other information about an ADC can be obtained with this type of test, histograms are used more often in evaluating the DNL of the device. The code density test will be used here to only determine the DNL of the ADC. With a uniform random input signal applied to the converter, the number of counts in a particular bin is directly related to its bin width. Thus, the information accumulated in the histogram can be used to determine the DNL of the ADC. The DNL expressed as a fraction of LSB can be found
from the histogram by taking the number of counts in the $i$-th bin and dividing by the ideal number of counts in each bin, and then subtracting one LSB from the expression. The DNL expressed as a fraction of a LSB is given by

$$
\begin{equation*}
D N L(i)=\frac{N(i)}{N_{B}}-1, \tag{5-1}
\end{equation*}
$$

where $N(i)$ is the measured number of counts in the $r$-th bin. Also, note that $N_{B}$ is the ideal number of counts in each bin and can be calculated by

$$
\begin{equation*}
N_{B}=\frac{S}{2^{N}}, \tag{5-2}
\end{equation*}
$$

where $S$ is the total number of samples and $N$ is the number of bits of the ADC.
The dynamic code density test described was performed on all of the ADC prototype chips. A random input test pattern for the code density test was generated by using the rand( ) function and a macro in the C programming language. Using this function, random numbers between 0 to 511 were generated and loaded into the input FIFO. The random numbers loaded into the FIFO were used so that the DAC could generate random input signal levels that spanned the enture input dynamic range of the ADC. The converted output codes of the ADC were recorded by the output FIFO. The codes were read from the output FIFO by the computer via the data acquisition board. These codes were then used to create a histogram of all ADC channels. This histogram was used to calculate the DNL characteristics of the ADC using Equations 5-1 and 5-2.

For the dynamic code density test methodology, a total of 320,000 random samples were taken which for the 6-bit ADC corresponds to a nominal value of 5,000 counts per bin or channel. Special attention was given to the random number generation
process to ensure that the random distribution of numbers produced was uniform enough so that the results from this test methodology could not be misinterpreted as ADC linearity errors. Figure 5-8 shows the linearity of the random data generated for the code density test measurements. The number of samples recorded was deemed sufficient since this number overcame any variation in the measurements due to noise or any other effects and a large increase in the number of samples taken produced essentially the same results. The DNL performance for all twenty-three ADC chips evaluated with the code density test is shown in Figure 5-9.

The data presented in Figure $5-9$ shows that the DNL errors of the ADC are maintained well below the requred $\pm 1 / 2$ LSB specification. Also, the most severe linearnty errors occur at the ADC output code transitions near or at the middle of the output code region. Similar results were measured by the dc sweep input test methodology. Again, these lineanty errors are believed to be the result of reference voltage generation errors which are a result of resistor mismatch in the resistive divider and switching transients present in the reference ladder network. The non-lineanty errors are more prevalent with the code density test because of the full-speed dynamic test evaluation and the random input signal applied to the ADC . With a uniform random input signal applied to the ADC , all codes are equally probable and thus the output of the MSB comparator is equally probable. Therefore, the output of the MSB comparator constantly toggles between 0 and 1 durng this test and non-negligible transients in the reference ladder network are produced. These switching transients are believed to be significant enough to cause reference voltage generation errors, especially for OSB comparators that utilize reference


Figure 5-8. Differential non-linearity of random data generated for code density test measurements.

Figure 5-9. Differential non-linearity performance of all ADC chips from code density measurements.
voltages near the middle of the resistive ladder, and these transients lead to non-lınearity errors of the ADC near these transitional regions. Nevertheless, the measured linearity performance of the ADC evaluated with the code density test is within the required lineanty specifications and therefore is adequate for this time measurement application.

### 5.2 Comparator Offset Measurements

An enturely separate test board was designed and constructed to measure comparator offset performance. A detailed schematic of this test board is shown in Figure 5-10. Since sensitive millivolt signal levels were under evaluation, special attention was given to the design and layout of the test board. The carcuit was constructed on a copperclad board that served as a ground plane. Component placement and signal routing was performed to separate low-level input signals and high-level output or clock signals. Also, de-coupling capacitors were extensively used with tight connections between components power pins and ground. Three separate regulated power supply systems were implemented for power supply de-coupling. All bias and reference generation circuitry were powered from one supply system. The prototype chip with output buffers and filter curcuits shared a second supply system. The clock oscillator was provided an entrrely separate third supply system, which no other additional circuitry utilized. A photograph of the test board developed to evaluate the corrected offset performance of the CMOS comparator channel is shown in Figure 5-11.

The offset correction performance of the comparator channel was evaluated with a dc or very slow varying input signal. Both inputs of the comparator were avalable for

Figure 5-10. Schematic diagram of test circuitry designed to evaluate comparator offset performance.


Figure 5-11. Photograph of test board developed to perform comparator offset measurements.
testing and a CMOS logic level at the output of the comparator channel was avarlable to determune the comparator decision. The output of the comparator was buffered and low pass filtered to achieve an average dc level of the comparator output. Offset measurement testing was performed by applying a reference voltage to the minus mput of the comparator and then slowly varying the positive input. These dc sweep measurements were performed with the comparator free running or continuously comparing the input signals while the filtered comparator output voltage was monitored. When the filtered dc output level of the comparator was approximately half the power supply voltage, the input differential voltage of the comparator was measured and this value was taken to be the corrected offset voltage of the comparator.

Corrected comparator offset measurements were made on all twenty-three prototype chups at two different comparison rates. Table 5-1 contans corrected comparator offset measurements on all twenty-three comparator channel prototypes at companson rates of 8 MHz and 16 MHz . These measurements reveal that the CMOS comparator channel maintans a worst case input-referred offset of less than 1 mV at a conversion rate of 8 MHz and less than 2 mV at a comparison rate of 16 MHz whule dissipating less than 2.6 mW . The variation of offset voltage with companson rate or frequency has been reported with comparator circuits [33]. A significant portion of the variation of offset voltage with frequency is belıeved to be contributed to clock coupling in the package and test board. The measurements made on the comparator design also show that the corrected offset voltages are tightly controlled with a large systematic offset component in the offset voltages recorded. Again this phenomenon is probably due

Table 5-1. Corrected comparator offset measurements at 8 MHz and 16 MHz .

| Chip | Offiset at $8 \mathrm{MHz}(\mathrm{mV})$ | Offset at 16 MHz (mV) |
| :---: | :---: | :---: |
| 1 | 0.950 | 1.97 |
| 2 | 0.760 | 170 |
| 3 | 0.830 | 1.73 |
| 4 | 0.660 | 1.65 |
| 5 | 0.830 | 1.70 |
| 6 | 0.860 | 1.62 |
| 7 | 0.810 | 1.76 |
| 8 | 0.770 | 1.66 |
| 9 | 0870 | 1.85 |
| 10 | 0.930 | 1.80 |
| 11 | 0.820 | 1.77 |
| 12 | 0.870 | 1.80 |
| 13 | 0.890 | 1.84 |
| 14 | 0.720 | 148 |
| 15 | 0.990 | 1.87 |
| 16 | 0.930 | 1.70 |
| 17 | 0.880 | 1.80 |
| 18 | 0.920 | 182 |
| 19 | 0.780 | 1.65 |
| 20 | 0.851 | 185 |
| 21 | 0.890 | 1.83 |
| 22 | 0.930 | 1.93 |
| 23 | 0.800 | 1.74 |
|  |  |  |
| Max Offset | 0.99 | 1.97 |
| Min Offset | 0.66 | 1.48 |
| Average Offset | 0.85 | 1.76 |

to clock and signal coupling in the integrated circuit layout, package, or test board. From the corrected offset measurements obtained, the offset performance of the CMOS comparator is more than adequate for application in the 6-bit ADC with a $20 \mathrm{mV} / \mathrm{LSB}$ resolution. This conclusion is further substantiated by the measured INL and DNL performance of the ADC .

## Chapter 6

## Conclusions

### 6.1 Summary

The development of a 6-bit 15.625 MHz CMOS two-step analog-to-digital converter (ADC) has been presented. The ADC was developed for use in a low dead time high-performance sub-nanosecond time-to-digital converter (TDC), which will be incorporated in a new generation front-end application specific integrated carcuit for positron emıssion tomography imaging.

The ADC architecture was based upon a two-step approach, which reduced the comparator count by a factor-of-two when compared to the traditional flash ADC architecture. As a result, a significant reduction in area, power dissipation, and input capacitance of the converter was achieved. A key element in the design of the ADC was the development of an offset corrected CMOS comparator. The comparator utılized a unique offset calibration technique, which employed offset correction in both the preamplifier and subsequent regenerative latch stage to guarantee good performance over extreme process variations. A complete non-linearity analysis of the ADC was presented which related reference generation errors and comparator offsets to integral and differential non-lıneanty performance of the converter. This analysis was critical in identification of error contributors in the ADC, which were then mınımized to achieve acceptable linearity performance. Also, digital error correction was employed to overcome most major metastability problems and errors associated with flash or flash-
type converters.
Signuficant effort was spent evaluating and characterizing the performance of the CMOS ADC and the offset corrected comparator designs. A fully automated test board including computer control was developed to evaluate the ADC for static and dynamic linearity performance. Also, an independent test board was developed to measure the corrected offset performance of the comparator channel.

Characterization of twenty-three ADC prototype chips indicated that the converter maintained differential and integral non-lineanty performance well below the required $\pm 1 / 2$ LSB specification whule acheving a $20 \mathrm{mV} / \mathrm{LSB}$ resolution. Also, independent corrected comparator offset measurements revealed that the CMOS comparator desıgn maintaned a worst case input-referred offset of less than 1 mV at a companison rate of 8 MHz and less than 2 mV at conversion rates as hugh as 16 MHz whule dissipating less than 2.6 mW .

### 6.2 Suggested Design Improvements

It should be noted that the 6 -bit ADC developed and presented in this work satısfies all specifications and requirements for the envisioned application in the subnanosecond time measurement system. However, as with most designs, some umprovements can be made to the ADC provided the opportunity.

Based upon the measured data, switching transients are believed to have been generated in the reference circuitry which caused errors in the reference voltages and significantly contributed to the linearity errors of the converter. These switchung
transients and resulting reference voltage errors are most prominent at the center portion of the resistor ladder, which are the highest mpedance nodes. These transients can be further minumized by several methods. One possible solution to minimize the effects of switching transients in the reference generation network could be to modify the ADC tıming scheme. This tıming modification would decrease the MSB comparator decision time and allocate the time to a transient recovery period. This new timing methodology would allow the transients in the reference generation network to settle out and the reference voltages would recover before the OSB comparison process begins. Another technique could be to implement a lower impedance resistive divider at the cost of increased power dissipation for the same reference voltage. This would lower the recovery time constant of the switching transıents and perhaps minımıze reference voltage generation errors. $A^{\prime}$ third possible solution to minimize switching transients in the reference generation curcuitry could be to apply an additional reference voltage to the middle tap of the resistive divider. This technique would also effectively lower the overall impedance of the ladder especially at the muddle tap of the ladder, which should reduce switching transients and possibly correct or eliminate any error in the reference voltage at this node.

Another potential ADC design improvement could be to improve the resistor matching in the reference generation circuitry to below the $1 \%$ resistor mismatch specification. Integrated circuit layout techniques could possibly improve the resistor matching in the reference generation circuitry. The contact resistance in the resistive ladder varies widely and can degrade matching behavior. This is especially the case in
converters featurng moderate to high-resolution in which low-valued resistors are used to achieve a low impedance reference generation network. To mınımıze or elımınate this problem, the resistor network should be arranged in which no resistor contacts are used in the current path of the resistive divider. This technique has been reported to improve resistor string matching in ADCs and should improve the resistor matching in the reference generation network [36].

List of References

## List of References

[1] Phelps, M. E., Mazziotta, J. C., Schelbert, H. R., Positron Emission Tomography and Autoradiography, Raven Press, New York, 1986.
[2] Porat, D. I., "Review of Sub-Nanosecond Time Interval Measurements," IEEE Transactions on Nuclear Science, vol. NS-20, October 1973, pp. 36-51.
[3] Rassanen-Ruotsalamen, E., T. Rahkonen, and J. Kostamovaara, "A Low-Power CMOS Time-to-Digital Converter," IEEE Journal of Solid-State Circuts, vol. 30, no. 9, September 1995, pp. 984-990.
[4] Rahkonen, T., and J. Kostamovaara, "The Use of Stabilized CMOS Delay Lines for the Digitization of Short Time Intervals," IEEE Journal of Solid-State Circutts, vol. 28, no. 8, August 1993, pp. 887-894.
[5] Christiansen, J., "An Integrated High Resolution CMOS Timing Generator Based on an Array of Delay Locked Loops," IEEE Journal of Soldd-State Circuits, vol. 31, no. 7, July 1996, pp. 952-957.
[6] Ljuslin, C., J. Christansen, A. Marchioro, O. Klingsheim, "An Integrated 16-channel CMOS Time-to-Digital Converter," IEEE Transactions on Nuclear Science, vol. 41, no. 4, August 1994, pp. 1104-1108.
[7] Aria, Y., T. Marsummura, and K. Endo, "A CMOS Four-Channel x 1K Time Memory LSI with 1ns/b Resolution," IEEE Journal of Solid-State Circuits, vol. 27, no. 3, March 1992, pp. 359-364.
[8] Aria, Y., and M. Ikeno, "A Time Digitizer CMOS Gate-Array with a 250ps Time Resolution," IEEE Journal of Solid-State Circuits, vol. 31, no. 2, February 1996, pp. 212220.
[9] Kleinfelder, S., T. Majors, K. Blumer, W. Farr, B. Manor, "MTD132 - A New SubNanosecond Mult1-hit CMOS Time-to-Digital Converter," IEEE Transactions on Nuclear Science, vol. 38, no. 2, April 1991, pp. 97-101.
[10] Santos, D., S. Dow, J. Flasck, and M. Levi, "A CMOS Delay Locked Loop and SubNanosecond Tıme-to-Digital Converter Chip," IEEE Transactions on Nuclear Science, vol. 43, no. 3, June 1996, pp. 1717-1719.
[11] Park, K. and J. Park, "Time-to-Digital Converter of Very High Pulse Stretchung Ratio for Digital Storage Oscilloscopes," The Review of Scientific Instruments, vol. 70, no. 2, February 1999, pp. 1568-1574.
[12] Ishii, K., H. Orihara, T. Matsuzawa, D. Binkley, and R. Nutt, "High Resolution Time-of-Flight Positron Emission Tomograph," The Review of Scientific Instruments, vol. 61, no. 12, December 1990, pp. 3755-3762.
[13] Doernberg, J., P. R. Gray, and D. A. Hodges, "A 10-bit 5-Msample/s CMOS TwoStep Flash ADC," IEEE Journal of Sold-State Circuits, vol. 24, no. 2, April 1989, pp. 241-249
[14] Razavı, B., and B. A. Wooley, "A 12-bit 5-Msample/s Two-Step CMOS A/D Converter," IEEE Journal of Soldd-State Circuits, vol. 27, no. 12, December 1992, pp. 1667-1678.
[15] Kerth, D. A., N. S. Sooch, and E. J. Swanson, "A 12-bit 1-MHz Two-Step Flash ADC," IEEE Journal of Solid-State Circuits, vol. 24, no. 2, April 1989, pp. 250-255
[16] Flynn, M. P., and D. J. Allstot, "CMOS Foldıng A/D Converters with Current-Mode Interpolation," IEEE Journal of Solid-State Circuits, vol. 30, no. 9, September 1996, pp 1248-1257.
[17] Dalton, D., G. Spalding, H. Reyhani, T. Murphy, K. Deevy, M. Walsh, and P. Griffin, "A 200-MSPS 6-Bit Flash ADC in 0.6um CMOS," IEEE Transactoons on Circuits and Systems -II: Analog and Digital Signal Processing, vol. 45, no. 11, November 1998, pp. 1433-1443.
[18] Yukawa, A., "A CMOS 8-bit High-Speed A/D Converter IC," IEEE Journal of Sold-State Circuits, vol. 20, no. 3, June 1985, pp. 775-779.
[19] Joy, A. K., R. J. Kıllips, and P. H. Saul, "An Inherently Monotonc 7-Bit CMOS ADC for Video Applacations," IEEE Journal of Solid-State Circuits, vol. 21, no. 3, June 1986, pp. 436-440.
[20] Bult, K., and A. Buchwald, "An Embedded 240-mW 10-b 50-Ms/s CMOS ADC in 1-mm2," IEEE Journal of Solid-State Circuits, vol. 32, no. 12, December 1997, pp. 18871895.
[21] Roovers, R., and M. Steyaert, "A 175Ms/s 6b 160 mW 3.3V CMOS A/D Converter," IEEE Journal of Solid-State Circuits, vol. 31, no. 7, July 1996, pp. 938-944.
[22] Nauta, B. and A. Venes "A $70-\mathrm{MS} / \mathrm{s} 110 \mathrm{~mW} 8$-b CMOS Folding and Interpolating A/D Converter," IEEE Journal of Solid-State Circuits, vol. 30, no. 12, December 1995, pp. 1302-1308.
[23] Song, B. S., S. H. Lee, and M. F. Tompsett, "A 10-b 15 MHz CMOS Recycling TwoStep A/D Converter," IEEE Journal of Solid-State Circuits, vol 25, no. 6, December 1990, pp. 1328-1337.
[24] Baker, R. J., H. W. Li., and D. E. Boyce, CMOS Circuit Design, Layout, and Simulation, IEEE Press, New York, 1998.
[25] Allen, P. E., and D. R. Holberg, CMOS Analog Circuit Desıgn, Harcourt Brace Javanovich, Fort Worth, 1987.
[26] Johns, D. A., and K. Martin, Analog Integrated Circuit Desıgn, John Wiley \& Sons, Inc., New York, 1997.
[27] Ahmed, R. E., "New Design Technıque for Two-Step Flash A/D Converters," Electronics Letters, vol. 26, no. 15, July 1990, pp. 1185-1187.
[28] Lim, P., and B. A. Wooley, "An 8-bit 200-MHz BiCMOS Comparator," IEEE Journal of Solid-State Circuits, vol. 25, no. 1, February 1990, pp. 192-199.
[29] Pelgrom, M., A. Duinmaijer, and A. Welbers, "Matching Properties of MOS Transıstors," IEEE Journal of Solid-State Circuits, vol. 24, no. 5, October 1989, pp. 1433-1440.
[30] Lovett, S., M. Welten, A. Mathewson, and B. Mason, "Optimızing MOS Transıstor Mismatch," IEEE Journal of Solid-State Circuits, vol. 33, no. 1, January 1998, pp. 147150.
[31] Shieh, J , M. Patıl, and B. Sheu "Measurement and Analysis of Charge Injection in MOS Analog Switches," IEEE Journal of Solid-State Circuits, vol. 22, no. 2, Aprll 1987, pp. 277-281.
[32] Shıma, T., T. Itakura, S. Yamada, H. Minamızake, and T. Ishıoka, "Princıple and Applications of an Autocharge-Compenstated Sample and Hold Curcut" IEEE Journal of Solid-State Circuits, vol. 30, no. 8, August 1995, pp. 906-912.
[33] Razavı, B., and B. A. Wooley, "Desıgn Techniques for Hıgh-Speed Hıgh-Resolution Comparators," IEEE Journal of Solid-State Circuits, vol. 27, no. 12, December 1992, pp. 1916-1926.
[34] Johnson, M. and E. Hudson, "A variable delay line for CPU co-processor synchronızatıon," IEEE Journal of Solid-State Circuits, vol. 23, no. 23, October 1988, pp. 1218-1223.
[35] Kubokı, S., K. Kato, N. Myakawa, and K. Matsubara, "Nonlinearity Analysis of Resistor String A/D Converters," IEEE Transactions on Circuits and Systems, vol 29, no. 6, June 1982, pp. 383-389.
[36] Wittmann, R., W. Schardein, B. Hosticka, G. Burbach, J. Arndt, "Trımless High Precison Ratioed Resistors in D/A and AD Converters," IEEE Journal of Solid-State Circuits, vol. 30, no. 8, August 1995, pp. 935-939.
[37] Portmann, C. L., and T. Meng, "Power-Efficient Metastabılity Error Reduction in CMOS Flash A/D Converters," IEEE Journal of Solid-State Circuits, vol. 31, no 8, August 1996, pp. 1132-1140.
[38] Doernberg, J., H. S. Lee, and D. A. Hodges, "Full-speed testing of A/D Converters," IEEE Journal of Solid-State Circuits, vol. 19, no. 6, Decemeber 1984, pp. 820-827.

## Vita

Bnan Keıth Swann was born in Knoxville, Tennessee on Aprıl 21, 1971 He attended Heritage Hıgh School located in Maryville, Tennessee where he served as class president and captain of the football team during his senior year, and graduated with honors in June 1989. After graduating from high school, he turned down athletic scholarships to play football at the collegiate level to pursue a degree in Electrical Engineerng at the University of Tennessee, Knoxville. In December 1994 he graduated Summa Cum Laude with a Bachelor of Science degree in Electrical Engineering and was named the top graduating senior in the College of Engineenng at the Unıversity of Tennessee. Brian financed his entre college education through work and scholarships becoming the first member in his family to earn a college degree. While an undergraduate student, he participated in the Cooperative Engineering Program where he was employed by CTI PET Systems, Inc. and assisted in the design, layout, and implementation of custom CMOS analog and digital integrated circuits. After graduation, he joined Concorde M1crosystems, Inc., Knoxville, in January 1995, becoming the company’s first full-time employee. Brian graduated with a Master of Science with a major in Electrical Engıneering in May 2000 while working full-time in industry. He is currently employed by Concorde Microsystems, Inc., where he is involved in the development of application specific integrated circuits.


[^0]:    This Thesis is brought to you for free and open access by the Graduate School at TRACE: Tennessee Research and Creative Exchange. It has been accepted for inclusion in Masters Theses by an authorized administrator of TRACE: Tennessee Research and Creative Exchange. For more information, please contact trace@utk.edu.

