

**FIELD PROGRAMMABLE GATE ARRAY  
BASED SIGMOID FUNCTION  
IMPLEMENTATION USING DIFFERENTIAL  
LOOKUP TABLE AND SECOND ORDER  
NONLINEAR FUNCTION**

**SYAHRULANUAR BIN NGAH**

**DOCTOR OF PHILOSOPHY**

**UNIVERSITI MALAYSIA PAHANG**



## SUPERVISOR'S DECLARATION

We hereby declare that We have checked this thesis and in our opinion, this thesis is adequate in terms of scope and quality for the award of the degree of Doctor of Philosophy.

A handwritten signature in black ink, appearing to read "Rohani", followed by a short horizontal line.

(Supervisor's Signature)

Full Name : ROHANI BT ABU BAKAR  
Position : ASSOCIATE PROFESSOR  
Date : 1 SEPTEMBER 2021

ASSOC. PROF. TS. DR. ADZHAR BIN KAMALUDIN  
DEAN  
FACULTY OF COMPUTING  
COLLEGE OF COMPUTING & APPLIED SCIENCES  
UNIVERSITI MALAYSIA PAHANG  
26600 PEKAN  
PAHANG DARUL MAKMUR  
TEL : 09-424 5024 FAX : 09-424 4666

(Co-supervisor's Signature)

Full Name : ADZHAR KAMALUDIN  
Position : ASSOCIATE PROFESSOR  
Date : 1 SEPTEMBER 2021



### STUDENT'S DECLARATION

I hereby declare that the work in this thesis is based on my original work except for quotations and citation which have been duly acknowledged. I also declare that it has not been previously or concurrently submitted for any other degree at Universiti Malaysia Pahang or any other institutions.

A handwritten signature in black ink, appearing to read "SYAHRULANUAR NGAH".

---

(Student's Signature)

Full Name : SYAHRULANUAR NGAH

ID Number : PCC 12007

Date : 1 SEPTEMBER 2021

**FIELD PROGRAMMABLE GATE ARRAY BASED SIGMOID FUNCTION  
IMPLEMENTATION USING DIFFERENTIAL LOOKUP TABLE AND SECOND  
ORDER NONLINEAR FUNCTION**

**SYAHRULANUAR BIN NGAH**

Thesis submitted in fulfillment of the requirements  
for the award of the degree of  
**Doctor of Philosophy**

Faculty of Computing  
**UNIVERSITI MALAYSIA PAHANG**

AUGUST 2021

## **ACKNOWLEDGEMENT**

In the name of ALLAH s.w.t, Most Gracious and Most Merciful, and praise to Prophet Muhammad s.a.w.

First and foremost, my highest gratitude goes to Allah s.w.t for His Blessing for embracing me with good health, patience and strength that allowed me to complete this challenging yet beautiful journey of my PhD study.

Next, I would like to acknowledge and heartfelt gratitude to Assoc. Prof. Dr. Rohani Abu Bakar for her vital encouragement and invaluable support assistance. Also Assoc. Prof. Dr. Adzhar Kamaluddin for his wonderful support and valuable advice in making this journey as a success.

My special thanks to my beloved mom Wan Lijah for her prayer, my wife Feyruz Mohd Ayob and my children Alya Batrisya, Wahyu Iman, Alya Hanisya and Alya Farhana. Your love, supports and sacrifices have been the pillar of my strength upon completion my PhD journey.

I would also like to express sincere appreciation to all my siblings especially Nor Suraya Aini Ngah and those who have been involved directly and indirectly in respect during the completion of this research. May Allah bless you all with success and happiness in the world and hereafter.

Last but not least, to all those people who were directly or indirectly involved in the completion of this thesis, my sincere thanks to each and every one of you. May Allah bless you for all the kindness and help you have showered upon me. The completion of this undertaking could not have been possible without the participation and assistance from so many people whose name may not all be enumerated.

Alhamdulillah, I have finally accomplished my PhD journey.

## **ABSTRAK**

Rangkaian neural buatan (ANN) adalah teknik kecerdasan buatan yang digunakan secara meluas dalam menyelesaikan banyak masalah seperti pengelasan dan pengelompokan di dalam pelbagai bidang. Salah satu masalah yang dihadapi oleh rangkaian saraf buatan ini ialah pemprosesan yang sangat perlahan apabila melibatkan jumlah neuron yang besar. Untuk menyelesaikan masalah ini, rangkaian saraf buatan ini telah diimplementasikan ke dalam perkakasan yang dinamakan *field programmable gate array* (FPGA). Walau bagaimana pun, kaedah penyelesaian ini menghadapi masalah baru iaitu fungsi sigmoid yang biasa digunakan di dalam rangkaian saraf buatan tidak boleh diaplikasikan secara terus ke dalam FPGA. Dengan kepentasan dan ketepatan yang tinggi, *Lookup table* adalah satu teknik yang sering digunakan untuk menggantikan fungsi sigmoid di dalam FPGA. Walau bagaimana pun ketepatan yang tinggi ini memerlukan kos memori yang sangat besar. Sementara itu, fungsi ketidakseragaman kedua pula mempunyai kelebihan dari segi keperluan jumlah memori yang kecil. Namun begitu, teknik ini menghadapi isu tentang ketepatan hasil akhir fungsi sigmoid. Dengan menggunakan kelebihan yang ada pada fungsi ketidakseragaman ke-dua dan *lookup table* yang diubahsuai yang dipanggil *differential lookup table*, penyatuan di antara kedua-dua kaedah berkenaan telah dicadangkan untuk mengatasi masalah ini. Perbezaan nilai antara fungsi ketidakseragaman ke-dua berbanding fungsi sigmoid digunakan untuk membina *differential lookup table*. Fungsi ketidakseragaman ke-dua digunakan sebagai langkah pertama untuk menganggarkan nilai fungsi sigmoid dan kemudian ditambah/ditolak dengan nilai yang disimpan di dalam *differential lookup table* sebagai langkah kedua seperti yang ditunjukkan di dalam simulasi. Kaedah yang dicadangkan menghasilkan keputusan yang hampir sama sebagaimana pengiraan yang dilakukan secara simulasi di dalam perisian Matlab. Ujian selanjutnya telah dijalankan untuk menguji ketepatan rangkaian saraf buatan menentukan kedudukan objek di dalam bangunan dengan menggunakan kaedah yang dicadangkan sebagai pengiraan fungsi sigmoid. Hasilnya rangkaian saraf buatan menghasilkan ketepatan yang tinggi seperti mana keputusan daripada perisian. Kaedah penyelesaian yang dicadangkan ini membolehkan rangkaian saraf buatan digunakan di mana-mana bidang yang memerlukan pemprosesan yang cepat dengan ketepatan yang tinggi dari pengiraan fungsi sigmoid.

## ABSTRACT

Artificial neural network (ANN) is an established artificial intelligence technique that is widely used for solving numerous problems such as classification and clustering in various fields. However, the major problem with ANN is a factor of time. ANN takes a longer time to execute a huge number of neurons. In order to overcome this, ANN is implemented into hardware namely field-programmable-gate-array (FPGA). However, implementing the ANN into a field-programmable gate array (FPGA) has led to a new problem related to the sigmoid function implementation. Often used as the activation function for ANN, a sigmoid function cannot be directly implemented in FPGA. Owing to its accuracy, the lookup table (LUT) has always been used to implement the sigmoid function in FPGA. In this case, obtaining the high accuracy of LUT is expensive particularly in terms of its memory requirements in FPGA. Second-order nonlinear function (SONF) is an appealing replacement for LUT due to its small memory requirement. Although there is a trade-off between accuracy and memory size. Taking the advantage of the aforementioned approaches, this thesis proposed a combination of SONF and a modified LUT namely differential lookup table (dLUT). The deviation values between SONF and sigmoid function are used to create the dLUT. SONF is used as the first step to approximate the sigmoid function. Then it is followed by adding or deducting with the value that has been stored in the dLUT as a second step as demonstrated via simulation. This combination has successfully reduced the deviation value. The reduction value is significant as compared to previous implementations such as SONF, and LUT itself. Further simulation has been carried out to evaluate the accuracy of the ANN in detecting the object in an indoor environment by using the proposed method as a sigmoid function. The result has proven that the proposed method has produced the output almost as accurately as software implementation in detecting the target in indoor positioning problems. Therefore, the proposed method can be applied in any field that demands higher processing and high accuracy in sigmoid function output.

## **TABLE OF CONTENT**

### **DECLARATION**

|                   |          |
|-------------------|----------|
| <b>TITLE PAGE</b> | <b>i</b> |
|-------------------|----------|

|                        |           |
|------------------------|-----------|
| <b>ACKNOWLEDGEMENT</b> | <b>ii</b> |
|------------------------|-----------|

|                |            |
|----------------|------------|
| <b>ABSTRAK</b> | <b>iii</b> |
|----------------|------------|

|                 |           |
|-----------------|-----------|
| <b>ABSTRACT</b> | <b>iv</b> |
|-----------------|-----------|

|                         |          |
|-------------------------|----------|
| <b>TABLE OF CONTENT</b> | <b>v</b> |
|-------------------------|----------|

|                       |             |
|-----------------------|-------------|
| <b>LIST OF TABLES</b> | <b>viii</b> |
|-----------------------|-------------|

|                        |          |
|------------------------|----------|
| <b>LIST OF FIGURES</b> | <b>x</b> |
|------------------------|----------|

|                        |            |
|------------------------|------------|
| <b>LIST OF SYMBOLS</b> | <b>xii</b> |
|------------------------|------------|

|                             |             |
|-----------------------------|-------------|
| <b>LIST OF ABBREVIATION</b> | <b>xiii</b> |
|-----------------------------|-------------|

|                               |          |
|-------------------------------|----------|
| <b>CHAPTER 1 INTRODUCTION</b> | <b>1</b> |
|-------------------------------|----------|

|              |   |
|--------------|---|
| 1.1 Overview | 1 |
|--------------|---|

|                        |   |
|------------------------|---|
| 1.2 Problem Background | 2 |
|------------------------|---|

|                       |   |
|-----------------------|---|
| 1.3 Problem Statement | 3 |
|-----------------------|---|

|               |   |
|---------------|---|
| 1.4 Objective | 4 |
|---------------|---|

|  |   |
|--|---|
| 1.5 Field Programmable Gate Array (FPGA) | 4 |
|--|---|

|           |   |
|-----------|---|
| 1.6 Scope | 5 |
|-----------|---|

|                           |   |
|---------------------------|---|
| 1.7 Research Contribution | 5 |
|---------------------------|---|

|                         |   |
|-------------------------|---|
| 1.8 Thesis Organization | 5 |
|-------------------------|---|

|                                    |          |
|------------------------------------|----------|
| <b>CHAPTER 2 LITERATURE REVIEW</b> | <b>8</b> |
|------------------------------------|----------|

|                  |   |
|------------------|---|
| 2.1 Introduction | 8 |
|------------------|---|

|  |   |           |
|--|---|-----------|
| 2.2  | Artificial Neural Network (ANN)                               | 8         |
| 2.3  | Type of Activation Function                                   | 19        |
| 2.4  | Deep Learning   | 23        |
| 2.5  | ANN in Hardware   | 28        |
| 2.6  | Related Works   | 31        |
|  | 2.6.1 Piecewise Linear Approximation (PWL)                    | 32        |
|  | 2.6.2 Piecewise Nonlinear approximation                       | 37        |
|  | 2.6.3 Lookup Table (LUT)                                      | 42        |
|  | 2.6.4 Coordinate Rotation Digital Computer (CORDIC)           | 46        |
| 2.7  | Gap Analysis  | 49        |
| 2.8  | Summary   | 51        |
| <b>CHAPTER 3 METHODOLOGY</b>                           |   | <b>52</b> |
| 3.1  | Introduction  | 52        |
| 3.2  | Operational Framework   | 52        |
|  | 3.2.1 Phase 1: Research review and analysis of the literature | 52        |
|  | 3.2.2 Phase 2: Proposed solution                              | 54        |
|  | 3.2.3 Phase 3: Simulation and evaluation                      | 55        |
| 3.3  | Proposed Solution   | 56        |
|  | 3.3.1 SONF and equal dLUT, and indoor positioning             | 57        |
|  | 3.3.2 SONF and unequal dLUT                                   | 72        |
| 3.4  | Summary   | 78        |
| <b>CHAPTER 4 IMPLEMENTATION, RESULT AND DISCUSSION</b> |   | <b>82</b> |
| 4.1  | Introduction  | 82        |
| 4.2  | SONF and Equal Segmentation of dLUT                           | 82        |

|   |                                       |            |
|---|---------------------------------------|------------|
| 4.3   | ANN for indoor positioning            | 85         |
| 4.4   | ANN in FPGA                           | 95         |
| 4.5   | SONF and Unequal Segmentation of dLUT | 99         |
| 4.6   | Threats to the Validity of the Result | 102        |
| 4.7   | Discussion                            | 102        |
| 4.8   | Summary                               | 104        |
| <b>CHAPTER 5 CONCLUSION</b>                         |                                       | <b>105</b> |
| 5.1   | Introduction                          | 105        |
| 5.2   | Objective Revisited                   | 105        |
| 5.3   | Contribution Summary                  | 106        |
| 5.4   | Recommendation for Future Work        | 108        |
| <b>REFERENCES</b>                                   |                                       | <b>110</b> |
| <b>APPENDIX A Equal dLUT and Unequal dLUT Table</b> |                                       | <b>123</b> |

## LIST OF TABLES

|            |  |    |
|------------|--|----|
| Table 2.1  | Breakpoints of A-law based sigmoid function  | 33 |
| Table 2.2  | Implementation of PLAN   | 33 |
| Table 2.3  | CRI approximation implementation   | 37 |
| Table 2.4  | The Interval/Function Form   | 41 |
| Table 2.5  | Deviation summary achieved by the previous implementation.   | 49 |
| Table 3.1  | Cyclone IV FPGA DE2-115 development board from DE2 series  | 71 |
| Table 3.2  | Summary of equal dLUT  | 73 |
| Table 3.3  | Summary for unequal dLUT (Sample 1)  | 75 |
| Table 3.4  | Summary for unequal dLUT (Sample 2)  | 75 |
| Table 3.5  | Summary for unequal dLUT (Sample 3)  | 76 |
| Table 3.6  | Summary for unequal dLUT (Sample 4)  | 76 |
| Table 3.7  | Summary for unequal dLUT (Sample 5)  | 76 |
| Table 4.1  | Summary of deviation achieved by the previous and proposed method  | 84 |
| Table 4.2  | Initial parameters set up for training the ANN   | 86 |
| Table 4.3  | Sample data for training the ANN   | 86 |
| Table 4.4  | Preliminary network architecture for indoor positioning  | 87 |
| Table 4.5  | Final range of weight connection between neuron in an ideal environment                                  | 90 |
| Table 4.6  | Final range of weight connection between neuron in a noisy environment                                   | 91 |
| Table 4.7  | Example of weight connection between neuron in the input layer and hidden layer in an ideal environment  | 91 |
| Table 4.8  | Example of weight connection between neuron in the hidden layer and output layer in an ideal environment | 92 |
| Table 4.9  | Example of weight connection between neuron in the input layer and hidden layer in a noisy environment   | 92 |
| Table 4.10 | Example of weight connection between neuron in the hidden layer and output layer in a noisy environment  | 93 |
| Table 4.11 | Performance comparison between sigmoid function represented by Equation 2.12 and the proposed method     | 94 |
| Table 4.12 | Sigmoid function representation for software and hardware  | 96 |
| Table 4.13 | Output sample from Matlab and QuartusII  | 97 |
| Table 4.14 | Error output comparison between Matlab and QuartusII   | 98 |

|            |  |     |
|------------|--|-----|
| Table 4.15 | Output estimation error comparison between the software implementation, SONF combine with dLUT and, SONF combine with unequal dLUT in indoor positioning | 101 |
| Table 4.16 | Summary of accuracy achieved in detecting the target in indoor positioning   | 102 |

## LIST OF FIGURES

|             |   |    |
|-------------|---|----|
| Figure 2.1  | Categories of Artificial Neural Network (ANN)   | 9  |
| Figure 2.2  | General structure of multilayer feedforward ANN   | 12 |
| Figure 2.3  | An individual neuron in hidden layer  | 14 |
| Figure 2.4  | Back propagation algorithm flowchart for training the ANN   | 15 |
| Figure 2.5  | ANN with weight connections   | 16 |
| Figure 2.6  | Hard-limiter activation function.   | 20 |
| Figure 2.7  | Piecewise linear activation function.   | 21 |
| Figure 2.8  | Sigmoid function curve.   | 22 |
| Figure 2.9  | Hyperbolic tangent function curve.  | 23 |
| Figure 2.10 | Example of simple CNN   | 24 |
| Figure 2.11 | Performance of deep learning and old machine learning with respect to the number of data                                    | 26 |
| Figure 2.12 | General FPGA architecture   | 30 |
| Figure 2.13 | Output of PLAN approximation and sigmoid function (Equation 2.12)   | 34 |
| Figure 2.14 | Deviation range between PLAN approximation and sigmoid function (Equation 2.12)   | 35 |
| Figure 2.15 | Initial structure for the CRI approximation of the sigmoid function   | 36 |
| Figure 2.16 | Output of SONF (Equation 2.18) and sigmoid function (Equation 2.12)   | 39 |
| Figure 2.17 | Deviation range between SONF (Equation 2.4) and sigmoid function (Equation 2.12)  | 39 |
| Figure 2.18 | LUT architecture  | 43 |
| Figure 2.19 | Example of sigmoid function implementation using LUT  | 44 |
| Figure 2.20 | RALUT architecture  | 45 |
| Figure 3.1  | Operational Framework   | 53 |
| Figure 3.2  | Deviation values symmetry point at X-axis = 0, and Y-axis = 0   | 58 |
| Figure 3.3  | The positive fragment of input $x$ equally divided into 64 segments and mapping to SONF deviation values to create the dLUT | 59 |
| Figure 3.4  | Flowchart for the proposed sigmoid function implementation in FPGA  | 60 |
| Figure 3.5  | Flowchart for SONF and dLUT implementation.   | 61 |
| Figure 3.6  | Sigmoid function implementation using SONF and dLUT pseudocode  | 64 |
| Figure 3.7  | Indoor positioning system using the ANN algorithm   | 66 |

|             |  |     |
|-------------|--|-----|
| Figure 3.8  | Simulation scenario for detecting the target in indoor environment in an ideal environment.  | 67  |
| Figure 3.9  | Simulation scenario for detecting the target (indicated by round red color) in indoor environment in a noised environment.               | 68  |
| Figure 3.10 | Hardware design for implementing the ANN into FPGA   | 70  |
| Figure 3.11 | Sample of inefficient equal segmentation of input x to create the dLUT   | 73  |
| Figure 3.12 | Proposed unequally divided the value of the deviation between SONF and sigmoid function into three main areas                            | 74  |
| Figure 3.13 | Deviation value is divided horizontally and sample of mapping between input x and SONF deviation value in Y-axis                         | 78  |
| Figure 3.14 | Summary of the methodology to achieve the objectives.  | 80  |
| Figure 4.1  | Deviation range achieved by the SONF compared to proposed method   | 83  |
| Figure 4.2  | Training result for the 4-2-2 network architecture   | 88  |
| Figure 4.3  | Graph of the number of neurons in hidden layer vs average MSE  | 88  |
| Figure 4.4  | Simulation summary for evaluating the accuracy of proposed method  | 90  |
| Figure 4.5  | Performance comparison between ANN trained in ideal environment and noisy environment by using the proposed method as a sigmoid function | 95  |
| Figure 4.6  | Deviation comparison between combination of SONF + dLUT, SONF + unequal dLUT, and SONF + vertical dLUT                                   | 100 |
| Figure 5.1  | Objective and contribution mapping   | 107 |

## REFERENCES

- Abrol, S., & Mahajan, R. (2015). Implementation of Single Artificial Neuron Using Various Activation Functions and XOR Gate on FPGA Chip. In the 2nd International Conference on Advances in Computing and Communication Engineering, 118–123.
- Affeldt, R., Cohen, C., & Antipolis, I. S. (2017). Formal Foundations of 3D Geometry to Model Robot Manipulators. *Proceedings of the 6th ACM SIGPLAN Conference on Certified Programs and Proofs*, 30–42.
- Aissaoui, O. El, El Madani, Y. E. A., Oughdir, L., & Alloui, Y. El. (2019). Combining supervised and unsupervised machine learning algorithms to predict the learners' learning styles. *Procedia Computer Science*, 148, 87–96.
- Akyol, K. (2020). Comparing of deep neural networks and extreme learning machines based on growing and pruning approach. *Expert Systems with Applications*, 140, 112875.
- Al-Milli, N. (2013). Backpropagation neural network for prediction of heart disease. *Journal of Theoretical and Applied Information Technology*, 56(1), 131–135.
- Al-Nawashi, M., Al-Hazaimeh, O. M., & Saraee, M. (2017). A novel framework for intelligent surveillance system based on abnormal human activity detection in academic environments. *Neural Computing and Applications*, 28, 565–572.
- Alçın, M., Pehlivan, İ., & Koyuncu, İ. (2016). Hardware design and implementation of a novel ANN-based chaotic generator in FPGA. *Optik - International Journal for Light and Electron Optics*, 127(13), 5500–5505.
- Alom, Z., Taha, T. M., Yakopcic, C., Westberg, S., Nasrin, S., & Asari, V. K. (2018). Comprehensive Survey on Deep Learning Approaches. *ArXiv Preprint Arxiv:1803.01164*.
- Amin, H., Curtis, K. M., & Hayes-Gill, B. R. (1997). Piecewise linear approximation applied to nonlinear function of a neural network. *IEE Proceedings - Circuits, Devices and Systems*, 144(6), 313–317.
- Armato, a., Fanucci, L., Pioggia, G., & De Rossi, D. (2009). Low-error approximation of artificial neuron sigmoid function and its derivative. *Electronics Letters*, 45(21), 1082.
- Armato, A., Fanucci, L., Scilingo, E. P., & De Rossi, D. (2011). Low-error digital hardware implementation of artificial neuron activation functions and their derivative. *Microprocessors and Microsystems*, 35(6), 557–567.
- Aybay, I. (1996). Classification of neural network hardware. *Neural Network World, IDG Co.*, 6(1), 11–29.
- Bahoura, M. (2018). FPGA implementation of an automatic wheezing detection system. *Biomedical Signal Processing and Control*, 46, 76–85.
- Baptista, D., Abreu, S., Travieso-González, C., & Morgado-Dias, F. (2017). Hardware implementation of an artificial neural network model to predict the energy production of a photovoltaic system. *Microprocessors and Microsystems*, 49, 77–

- Basterretxea, K., Aldnso, E., Tarela, J. M., & Del Campo, I. (1999). PWL approximation of non-linear functions for the implementation of neuro-fuzzy systems. *Computational Intelligence and Applications, January 1999*.
- Basterretxea, K., Tarela, J. M., & del Campo, I. (2004). Approximation of sigmoid function and the derivative for artificial neurons. *IEE Proceedings - Circuits, Devices and Systems, 151*(1), 18.
- Basterretxea, Koldo, Tarela, J. M., del Campo, I., & Bosque, G. (2007). An experimental study on nonlinear function computation for neural/fuzzy hardware design. *IEEE Transactions on Neural Networks, 18*(1), 266–283.
- Behzadi, S. S., Prakasvudhisarn, C., Klocker, J., Wolschann, P., & Viernstein, H. (2009). Comparison between two types of Artificial Neural Networks used for validation of pharmaceutical processes. *Powder Technology, 195*(2), 150–157.
- Benjamin, B. V., Gao, P., McQuinn, E., Choudhary, S., Chandrasekaran, A. R., Bussat, J. M., Alvarez-Icaza, R., Arthur, J. V., Merolla, P. A., & Boahen, K. (2014). Neurogrid: A mixed-analog-digital multichip system for large-scale neural simulations. *Proceedings of the IEEE, 102*(5), 699–716.
- Benjemmaa, A., Klabi, I., Masmoudi, M. S., El Ouni, J., & Masmoudi, M. (2012). Implementations approaches of neural networks lane following system. *Electrotechnical Conference (MELECON), 2012 16th IEEE Mediterranean, 3*, 515–518.
- Blaiech, A. G., Ben Khalifa, K., Valderrama, C., Fernandes, M. A. C., & Bedoui, M. H. (2019). A Survey and Taxonomy of FPGA-based Deep Learning Accelerators. *Journal of Systems Architecture, 98*, 331–345.
- Bonanno, F., Capizzi, G., Graditi, G., Napoli, C., & Tina, G. M. (2012). A radial basis function neural network based approach for the electrical characteristics estimation of a photovoltaic module. *Applied Energy, 97*, 956–961.
- Bose, B. K. (2007). Neural Network Applications in Power Electronics and Motor Drives - An Introduction and Perspective. *IEEE Transactions on Industrial Electronics, 54*(1), 14–33.
- Bougacha, A., Boughariou, J., Ben Slima, M., Ben Hamida, A., Ben Mahfoudh, K., Kammoun, O., & Mhiri, C. (2018). Comparative study of supervised and unsupervised classification methods: Application to automatic MRI glioma brain tumors segmentation. *In the 4th International Conference on Advanced Technologies for Signal and Image Processing, 1–5*.
- Broomhead, D. S., & Lowe, D. (1988). Radial basis functions, multi-variable functional interpolation and adaptive networks. *Complex Systems, 2*, 321–355.
- Canals, V., Morro, A., Oliver, A., Alomar, M. L., & Rosselló, J. L. (2016). A New Stochastic Computing Methodology for Efficient Neural Network Implementation. *IEEE Transactions on Neural Networks and Learning Systems, 27*(3), 551–564.
- Cao, W., Wang, X., Ming, Z., & Gao, J. (2018). A review on neural networks with random weights. *Neurocomputing, 275*, 278–287.

- Cedano, J. A. R., Aguilar-Lobo, L. M., Loo-Yau, J. R., & Ortega-Cisneros, S. (2014). Implementation of a NARX neural network in a FPGA for modeling the inverse characteristics of power amplifiers. *In the Midwest Symposium on Circuits and Systems*, 209–212.
- Chen, X., Wang, G., Zhou, W., Chang, S., & Sun, S. (2006). Efficient Sigmoid Function for Neural Networks Based FPGA Design. *In the International Conference on Intelligent Computing*, 672–677.
- Chen, Yiran, Li, H. (Helen), Wu, C., Song, C., Li, S., Min, C., Cheng, H. P., Wen, W., & Liu, X. (2018). Neuromorphic computing's yesterday, today, and tomorrow – an evolutional view. *Integration, VLSI Journal*, 61, 49–61.
- Chen, Yunji, Luo, T., Liu, S., Zhang, S., He, L., Wang, J., Li, L., Chen, T., Xu, Z., Sun, N., & Temam, O. (2015). DaDianNao: A Machine-Learning Supercomputer. *Proceedings of the Annual International Symposium on Microarchitecture, MICRO*, 609–622.
- Chiluveru, S. R., Tripathy, M., & Mohapatra, B. (2020). Accuracy controlled iterative method for efficient sigmoid function approximation. *Electronics Letters*, 56(18), 914–916.
- Connolly, P., & Boone, D. (2013). Indoor location in retail: Where is the money. In *ABI Research Report*.
- Costarelli, D., & Spigler, R. (2013). Approximation results for neural network operators activated by sigmoidal functions. *Neural Networks : Journal of the International Neural Network Society*, 44, 101–106.
- Cruvinel, P. E., & Valente, A. (2019). Evaluation of Low-Cost/High-Accuracy Indoor Positioning Systems. *In the 4th International Conference on Advances in Sensors, Actuators, Metering and Sensing*, 15–20.
- Deng, Z., Yu, Y., Yuan, X., Wan, N., & Yang, L. (2013). Situation and development tendency of indoor positioning. *China Communications*, 10(3), 42–55.
- Deprettere, E., Dewilde, P., & Udo, R. (1984). Pipelined cordic architectures for fast VLSI filtering and array processing. *In the IEEE International Conference on Acoustics, Speech, and Signal Processing*, 250–253.
- Domen, V., & Simon, B. (2012). Implementation of Massive Artificial Neural Networks with Field-programmable Gate Arrays. *IFAC Proceedings Volumes*, 45(4), 133–138.
- Dreyfus, G. (2005). *Neural Networks: Methodology and Applications*. Springer Berlin Heidelberg.
- Duren, R. W., Marks, R. J., Reynolds, P. D., & Trumbo, M. L. (2007). Real-time neural network inversion on the SRC-6e reconfigurable computer. *IEEE Transactions on Neural Networks*, 18(3), 889–901.
- Eberhart, R. C. (2001). Tracking and optimizing dynamic systems with particle swarms. *In Proceedings of the 2001 Congress on Evolutionary Computation (IEEE Cat. No.01TH8546)*, 1, 94–100.
- Ferreira, P., Ribeiro, P., Antunes, A., & Dias, F. M. (2007). A high bit resolution FPGA

- implementation of a FNN with a new algorithm for the activation function. *Neurocomputing*, 71(1–3), 71–77.
- Finker, R., Echanobe, J., del Campo, I., & Basterretxea, K. (2013). Controlled accuracy approximation of sigmoid function for efficient FPGA-based implementation of artificial neurons. *Electronics Letters*, 49(25), 1598–1600.
- Gaikwad, N. B., Tiwari, V., Keskar, A., & Shivaprakash, N. C. (2019). Efficient FPGA Implementation of Multilayer Perceptron for Real-Time Human Activity Classification. *IEEE Access*, 7, 26696–26706.
- Gomar, S., Mirhassani, M., & Ahmadi, M. (2016). Precise Digital Implementations of Hyperbolic Tanh and Sigmoid Function. In the 50th IEEE Asilomar Conference on Signals, Systems and Computers, 1586–1589.
- Gu, Y., Lo, A., & Niemegeers, I. (2009). A survey of indoor positioning systems for wireless personal networks. *IEEE Communications Surveys and Tutorials*, 11(1), 13–32.
- Guo, X., Ansari, N., Hu, F., Shao, Y., Elikplim, N. R., & Li, L. (2020). A survey on fusion-based indoor positioning. *IEEE Communications Surveys and Tutorials*, 22(1), 566–594.
- Haghiri, S., Ahmadi, A., & Saif, M. (2016). VLSI implementable neuron-astrocyte control mechanism. *Neurocomputing*, 214, 280–296.
- Hajduk, Z. (2018). Hardware implementation of hyperbolic tangent and sigmoid activation functions. *Bulletin of the Polish Academy of Sciences: Technical Sciences*, 66(5), 563–577.
- Hasanien, H. M. (2011). FPGA implementation of adaptive ANN controller for speed regulation of permanent magnet stepper motor drives. *Energy Conversion and Management*, 52(2), 1252–1257.
- Henríquez, P. A., & Ruz, G. A. (2018). A non-iterative method for pruning hidden neurons in neural networks with random weights. *Applied Soft Computing Journal*, 70, 1109–1121.
- Hikawa, H. (2003). A Digital Hardware Pulse-Mode Neuron With Piecewise Linear activation Function. *IEEE Transactions on Neural Networks*, 14(5), 1028–1037.
- Horn, B. K. P. (2020). Doubling the accuracy of indoor positioning: Frequency diversity. *Sensors*, 20(5).
- Hu, Y. H., & Naganathan, S. (1990). Novel implementation of a chirp Z-transform using a CORDIC processor. *IEEE Transactions on Acoustics, Speech, and Signal Processing*, 38(2), 352–354.
- Hunter, D., Yu, H., Pukish, M. S., Kolbusz, J., & Wilamowski, B. M. (2012). Selection of Proper Neural Network Sizes and Architectures — A Comparative Study. *IEEE Transactions on Industrial Informatics*, 8(2), 228–240.
- Jamel, T. M., & Khammas, B. M. (2012). Implementation of a Sigmoid Activation Function For Neural Network Using FPGA. In the 13th Scientific Conference of Al-Ma'moon University College.

- Jian, O., Lin, S., Qi, W., Wang, Y., Yu, B., & Jiang, S. (2016). SDA: Software-defined accelerator for large-scale DNN systems. In *2014 IEEE Hot Chips 26 Symposium*, 1–23.
- Jinchuan, K., & Xinzhe, L. (2008). Empirical analysis of optimal hidden neurons in neural network modeling for stock prediction. *IEEE Proceedings - Pacific-Asia Workshop on Computational Intelligence and Industrial Application*, 2, 828–832.
- Juang, J., Chien, L., & Lin, F. (2011). Automatic Landing Control System Design Using Adaptive Neural Network and Its Hardware Realization. *System Journal*, 5(2), 266–277.
- Kalchbrenner, N., Elsen, E., Simonyan, K., Noury, S., Casagrande, N., Lockhart, E., Stimber, F., Van Den Oord, A., Dieleman, S., & Kavukcuoglu, K. (2018). Efficient neural audio synthesis. *ArXiv Preprint Arxiv:1802.08435*, 3775–3784.
- Karlik, B., & Olgac, A. (2011). Performance analysis of various activation functions in generalized MLP architectures of neural networks. *International Journal of Artificial Intelligence and Expert Systems*, 1(4), 111–122.
- Karsoliya, S. (2012). Approximating Number of Hidden layer neurons in Multiple Hidden Layer BPNN Architecture. *International Journal of Engineering Trends and Technology*, 3(6), 714–717.
- Khamforoush, M., Rahi, M., Hatami, T., & Rahimzadeh, K. (2011). The Use of Artificial Neural Network ( ANN ) for Modeling of Diesel Contaminated Soil Remediation by Composting Process. In *the IEEE International Conference on Industrial Engineering and Engineering Management*, 585–589.
- Khodabandehloo, G., Mirhassani, M., & Ahmadi, M. (2012). Analog implementation of a novel resistive-type sigmoidal neuron. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 20(4), 750–754.
- Krips, M., Lammert, T., & Kummert, A. (2002). FPGA implementation of a neural network for a real-time hand tracking system. *IEEE Proceedings - International Workshop on Electronic Design, Test and Applications*, 313–317.
- L.Pinjare, S., & Kumar M, A. (2012). Implementation of Neural Network Back Propagation Training Algorithm on FPGA. *International Journal of Computer Applications*, 52(6), 1–7.
- Lacey, G., Taylor, G. W., & Areibi, S. (2016). Deep Learning on FPGAs: Past, Present, and Future. *ArXiv:1602.04283, abs/1602.0*.
- Lakshmi, K. P., & Subadra, M. (2013). A Survey on FPGA based MLP Realization for On-chip Learning. *International Journal of Scientific & Engineering Research*, 4(1), 1–9.
- Leboeuf, K., Namin, A. H., Muscedere, R., Wu, H., & Ahmadi, M. (2008). High Speed VLSI implementation of the hyperbolic tangent sigmoid function. In *the 3rd International Conference on Convergence and Hybrid Information Technology*, 1070–1073.
- Lecun, Y., Bengio, Y., & Hinton, G. (2015). Deep learning. *Nature*, 521(7553), 436–444.
- Li, L., Jia, X., Tian, W., Sun, S., & Cao, W. (2018). Convolution Neural Network based

- Chemical Leakage Identification. *Computer Aided Chemical Engineering*, 44, 2329–2334.
- Li, Z. F., Huang, Y. J., & Lin, W. C. (2017). FPGA implementation of neuron block for artificial neural network. In the 13th IEEE International Conference on Electron Devices and Solid-State Circuits, 1–2.
- Li, Z., Wang, Y., Zhi, T., & Chen, T. (2017). A survey of neural network accelerators. *Frontiers of Computer Science*, 11(5), 746–761.
- Libano, F., Wilson, B., Anderson, J., Wirthlin, M. J., Cazzaniga, C., Frost, C., & Rech, P. (2019). Selective hardening for neural networks in FPGAs. *IEEE Transactions on Nuclear Science*, 66(1), 216–222.
- Lin, C.-J., & Tsai, H.-M. (2008). FPGA implementation of a wavelet neural network with particle swarm optimization learning. *Mathematical and Computer Modelling*, 47(9–10), 982–996.
- Lin, C., & Wang, J. (2008). A digital circuit design of hyperbolic tangent sigmoid function for neural networks. In the IEEE International Symposium on Circuits and Systems, 856–859.
- Lin, Q., Wang, J., Yang, S., Yi, G., Deng, B., Wei, X., & Yu, H. (2017). The dynamical analysis of modified two-compartment neuron model and FPGA implementation. *Physica A: Statistical Mechanics and Its Applications*, 484, 199–214.
- Lin, S. M. (2013). Analysis of service satisfaction in web auction logistics service using a combination of Fruit fly optimization algorithm and general regression neural network. *Neural Computing and Applications*, 22(3–4), 783–791.
- Liu, H., Darabi, H., & Banerjee, P. (2007). Survey of wireless indoor positioning techniques and systems. *IEEE Transactions on System, Man and Cybernetic - Part C*, 37(6), 10670–11080. <http://ieeexplore.ieee.org/abstract/document/4343996/>
- Liu, R., Yang, B., Zio, E., & Chen, X. (2018). Artificial intelligence for fault diagnosis of rotating machinery: A review. *Mechanical Systems and Signal Processing*, 108, 33–47.
- Lv, A., Zhang, X., Guo, J., Jiang, N., Hou, L., Guo, J., Zhang, X., & Lv, A. (2018). Accuracy Analysis of Node Activation Function Based on Hardware Implementation of Artificial Neural Network. In the 3rd IEEE International Conference on Integrated Circuits and Microsystems, 278–281.
- Madhiarasan, M., & Deepa, S. N. (2016). A novel criterion to select hidden neuron numbers in improved back propagation networks for wind speed forecasting. *Applied Intelligence*, 44(4), 878–893.
- Makki, A., Siddig, A., & Bleakley, C. J. (2017). Robust High Resolution Time of Arrival Estimation for Indoor WLAN Ranging. *IEEE Transactions on Instrumentation and Measurement*, 66(10), 2703–2710.
- Manupotisreenivasulu, & Meenpal, T. (2019). Efficient MUX Based CORDIC on FPGA for Signal Processing Application. In the 3rd IEEE International Conference on Electrical, Computer and Communication Technologies, 3, 1–6.
- McCulloch, W., & Pitts, W. (1943). A Logical Calculus of the Ideas Immanent in Nervous

- Activity. *Bulletin of Mathematical Biophysics*, 5, 115–133.
- Meher, P. K. (2010). An optimized lookup-table for the evaluation of sigmoid function for artificial neural networks. In the 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, 91–95.
- Merolla, P. A., Arthur, J. V., Alvarez-Icaza, R., Cassidy, A. S., Sawada, J., Akopyan, F., Jackson, B. L., Imam, N., Guo, C., Nakamura, Y., Brezzo, B., Vo, I., Esser, S. K., Appuswamy, R., Taba, B., Amir, A., Flickner, M. D., Risk, W. P., Manohar, R., & Modha, D. S. (2014). A million spiking-neuron integrated circuit with a scalable communication network and interface. *Science*, 345(6197), 668–673.
- Michael Negnevitsky. (2005). Artificial Intelligence - A Guide to Intelligence Systems. In *Artificial Intelligence-2nd Edition* (pp. 165–170). Addison Wesley.
- Mirjalili, S., Mirjalili, S. M., & Lewis, A. (2014). Grey Wolf Optimizer. *Advances in Engineering Software*, 69, 46–61.
- Mitra, S., & Chattopadhyay, P. (2019). Design and implementation of flexible Numerical Overcurrent Relay on FPGA. *International Journal of Electrical Power & Energy Systems*, 104, 797–806.
- Mitra, S., & Chattopadhyay, P. (2016). Challenges in implementation of ANN in embedded system. In the *International Conference on Electrical, Electronics, and Optimization Techniques*, 1794–1798.
- Mohamed, A., Abdelatif, B., & Mohamed, B. H. (2014). Precise Calculation Unit Based on a Hardware Implementation of a Formal Neuron in a FPGA. *International Journal of Advances in Engineering & Technology*, 7(3), 733–742.
- Mohammed, E. Z., & Ali, H. K. (2013). Hardware Implementation of Artificial Neural Network Using Field Programmable Gate Array. *International Journal of Computer Theory and Engineering*, 5(5), 780–783.
- Monmasson, E., Idkhajine, L., Cirstea, M. N., Bahri, I., Tisan, a, & Naouar, M.-W. (2011). FPGAs in industrial control applications. *Industrial Informatics, IEEE Transactions On*, 7(2), 224–243.
- Mosavi, M. R., Khishe, M., & Ghamgosar, A. (2016). Classification of Sonar Data Set Using Neural Network Trained By Gray Wolf Optimization. *Neural Network World*, 26(4), 393–415.
- Muh Ibnu Choldun, R., Santoso, J., & Surendro, K. (2019). Determining the neural network topology: A review. In the *ACM International Conference Proceeding Series*, 357–362.
- Muscedere, R., Dimitrov, V., Jullien, G. A., & Miller, W. C. (2005). Efficient techniques for binary-to-multidigit multidimensional logarithmic number system conversion using range-addressable look-up tables. *IEEE Transactions on Computers*, 54(3), 257–271.
- Muthuramalingam, A., Himavathi, S., & Srinivasan, E. (2008). Neural Network Implementation Using FPGA : Issues and Application. *International Journal of Information Technology*, 4(2), 396–402.
- Myers, D. J., & Hutchinson, R. A. (1989). Efficient implementation of piecewise linear

- activation function for digital VLSI neural networks. *Electronics Letters*, 25(24), 1662–1663.
- Namin, A. H., Leboeuf, K., Muscedere, R., Wu, H., & Ahmadi, M. (2009). Efficient hardware implementation of the hyperbolic tangent sigmoid function. In the *IEEE International Symposium on Circuits and Systems*, 2117–2120.
- Nedjah, N., Da Silva, R. M., & Mourelle, L. D. M. (2011). Analog Hardware Implementations of Artificial Neural Networks. *Journal of Circuits, Systems and Computers*, 20(03), 349–373.
- Nguyen, T., & Jang, Y. M. (2013). Highly accurate indoor three-dimensional localization technique in visible light communication systems. *The Journal of the Korean Institute of Communication Sciences*, 38(9), 775–780.
- Nilsson, N. J. (2014). *Principles of artificial intelligence*. Morgan Kaufmann.
- Nurvitadhi, E., Sheffield, D., Sim, J., Mishra, A., Venkatesh, G., & Marr, D. (2016). Accelerating binarized neural networks: Comparison of FPGA, CPU, GPU, and ASIC. In the *IEEE International Conference on Field-Programmable Technology*, 77–84.
- Nurvitadhi, E., Venkatesh, G., Sim, J., Marr, D., Huang, R., Ong, J. G. H., Liew, Y. T., Srivatsan, K., Moss, D., Subhaschandra, S., & Boudoukh, G. (2017). Can FPGAs beat GPUs in accelerating next-generation deep neural networks? In the *Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, 5–14.
- Omondi, A. R., & Rajapakse, J. C. (2002). Neural networks in FPGAs. In *Proceedings of the 9th International Conference on Neural Information Processing*, 2, 954–959.
- Orlowska-Kowalska, T., & Kaminski, M. (2011). FPGA implementation of the multilayer neural network for the speed estimation of the two-mass drive system. *IEEE Transactions on Industrial Informatics*, 7(3), 436–445.
- Ortega-zamorano, F., Jerez, M., Ju, G., Jorge, O. P., & Franco, L. (2014). High precision FPGA implementation of neural network activation functions. In the *IEEE Symposium on Intelligent Embedded Systems*, 1, 55–60.
- Ouyang, J., Jiang, S., Lin, S., Qi, W., & Wang, Y. (2014). SDA: Software-define accelerator for large-scale DNN systems. *IEEE Hot Chips 26 Symposium*, 1–23.
- Pan, S.-T., & Lan, M.-L. (2013). An efficient hybrid learning algorithm for neural network-based speech recognition systems on FPGA chip. *Neural Computing and Applications*, 24(7–8), 1879–1885.
- Pan, S. P., Li, Z. F., Huang, Y. J., & Lin, W. C. (2018). FPGA realization of activation function for neural network. In the *7th IEEE International Symposium on Next-Generation Electronics*, 1–2.
- Park, J., & Sandberg, I. W. (1991). Universal Approximation Using Radial-Basis-Function Networks. *Neural Computation*, 3(2), 246–257.
- Park, S., Bong, K., Shin, D., Lee, J., Choi, S., & Yoo, H. J. (2015a). 4.6 A1.93TOPS/W scalable deep learning/inference processor with tetra-parallel MIMD architecture for big-data applications. In the *IEEE International Solid-State Circuits Conference*,

80–81.

- Park, S., Bong, K., Shin, D., Lee, J., Choi, S., & Yoo, H. J. (2015b). A 1.93TOPS/W scalable deep learning/inference processor with tetra-parallel MIMD architecture for big-data applications. *In the IEEE International Solid-State Circuits Conference*, 80–81.
- Phan-Xuan, H., Le-Tien, T., & Nguyen-Tan, S. (2019). FPGA Platform applied for Facial Expression Recognition System using Convolutional Neural Networks. *Procedia Computer Science*, 151, 651–658.
- Piazza, F., Uncini, A., & Zenobi, M. (1993). Neural networks with digital LUT activation functions. *In Proceedings of 1993 IEEE International Joint Conference on Neural Networks*, 2, 1401–1404.
- Piotrowski, A. P., Napiorkowski, M. J., Napiorkowski, J. J., & Osuch, M. (2015). Comparing various artificial neural network types for water temperature prediction in rivers. *Journal of Hydrology*, 529, 302–315.
- Prado, R. N. a, Melo, J. D., & Oliveira, J. a N. (2012). Fpga Based Implementation of a Fuzzy Neural Network Modular Architecture. *World Congress on Computational Intelligence*, 1–7.
- Qin, Z., Qiu, Y., Sun, H., Lu, Z., Wang, Z., Shen, Q., & Pan, H. (2020). A Novel Approximation Methodology and Its Efficient VLSI Implementation for the Sigmoid Function. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 14(8), 1–1.
- Qiu, J., Wu, Q., Ding, G., Xu, Y., & Feng, S. (2016). A survey of machine learning for big data processing. *Eurasip Journal on Advances in Signal Processing*, 1, 1–16.
- Rana, S., & Gill, R. (2012). FPGA based Remote Monitoring System for Food Preservation. *International Journal of Innovative Technology and Exploring Engineering*, 1(2), 148–151.
- Raza, M. Q., & Khosravi, A. (2015). A review on artificial intelligence based load demand forecasting techniques for smart grid and buildings. *Renewable and Sustainable Energy Reviews*, 50, 1352–1372.
- Reinhard, E., Garces, E., & Stauder, J. (2020). Repeated Look-Up Tables. *IEEE Transactions on Image Processing*, 29, 2370–2379.
- Rostro-Gonzalez, H., Cessac, B., Girau, B., & Torres-Huitzil, C. (2011). The role of the asymptotic dynamics in the design of FPGA-based hardware implementations of gIF-type neural networks. *Journal of Physiology - Paris*, 105(1–3), 91–97.
- Roy, S. S., Mallik, A., Gulati, R., Obaidat, M. S., & Krishna, P. V. (2017). A Deep Learning Based Artificial Neural Network Approach for Intrusion Detection. *International Conference on Mathematics and Computing*, 1, 34–43.
- Sahin, I., & Koyuncu, I. (2012). Design and implementation of neural networks neurons with radbas, logsig, and tansig activation functions on FPGA. *Electronics and Electrical Engineering*, 4(4), 51–54.
- Sahin, S., Becerikli, Y., & Yazici, S. (2006). Neural network implementation in hardware using FPGAs. *ICONIP, Part III, LNCS 4234*, 1105–1112.

- Saichand, V., M., N. D., S., A., & Mohankumar, N. (2008). FPGA Realization of Activation Function for Artificial Neural Networks. In *the 8th International Conference on Intelligent Systems Design and Applications*, 159–164.
- Savich, A. W., Moussa, M., & Areibi, S. (2007). The impact of arithmetic representation on implementing MLP-BP on FPGAs: A study. *IEEE Transactions on Neural Networks*, 18(1), 240–252.
- Schwartz, D. B., Howard, R. E., & Hubbard, W. E. (1989). A programmable analog neural network chip. *IEEE Journal of Solid-State Circuits*, 24(2), 313–319.
- Shamseldin, A. Y., Nasr, A. E., & Connor, K. M. O. (2002). Comparison of different forms of the Multi-layer Feed-Forward Neural Network method used for river flow forecasting. *Hydrology and Earth System Sciences*, 6(4), 671–684.
- Shawahna, A., Sait, S. M., & El-Maleh, A. (2019). FPGA-Based accelerators of deep learning networks for learning and classification: A review. *IEEE Access*, 7, 7823–7859.
- Sheela, K. G., & Deepa, S. N. (2013). Review on methods to fix number of hidden neurons in neural networks. *Mathematical Problems in Engineering*, 2013.
- Shen, W., Guo, X., Wu, C., & Wu, D. (2011). Forecasting stock indices using radial basis function neural networks optimized by artificial fish swarm algorithm. *Knowledge-Based Systems*, 24(3), 378–385.
- Shoham, Y. (2014). *Artificial intelligence techniques in Prolog*. Morgan Kaufmann.
- Shrestha, R. R., Theobald, S., & Nestmann, F. (2005). Simulation of flood flow in a river system using artificial neural networks. *Hydrology and Earth System Sciences*, 9(4), 313–321.
- Shu, L., Li, J., Wan, Z., Zhang, W., Fu, S., & Xu, K. (2018). Overestimation Trap of Artificial Neural Network: Learning the Rule of PRBS. In *the European Conference on Optical Communication*, 19–21.
- Si, J., & Harris, S. L. (2018). Handwritten digit recognition system on an FPGA. In *the 8th IEEE Annual Computing and Communication Workshop and Conference*, 402–407.
- Sibi, P., Jones, S., & Siddarth, P. (2013). Analysis of different activation functions using back propagation neural networks. *Journal of Theoretical and Applied Information Technology*, 47(3), 1264–1268.
- Singh, S., Sanjeevi, S., & Talashi, A. V. (2015). FPGA Implementation of a Trained Neural Network. *IOSR Journal of Electronics and Communication Engineering*, 10(3), 2278–2834.
- Skoda, P., Lipic, T., Srp, A., Rogina, B. M., Skala, K., & Vajda, F. (2011). Implementation Framework for Artificial Neural Networks on FPGA. In *Proceedings of the 34th IEEE International Convention MIPRO*, 274–278.
- Specht, D. F. (1991). A general regression neural network. *IEEE Transaction on Neural Network*, 2(6), 568–576.
- Sze, V., Chen, Y. H., Emer, J., Suleiman, A., & Zhang, Z. (2018). Hardware for machine

- learning: Challenges and opportunities. *In the IEEE Custom Integrated Circuits Conference*, 1–8.
- Tisan, A., & Cirstea, M. (2013). SOM neural network design – A new Simulink library based approach targeting FPGA implementation. *Mathematics and Computers in Simulation*, 91, 134–149.
- Tisan, Alin, & Chin, J. (2016). An End-User Platform for FPGA-Based Design and Rapid Prototyping of Feedforward Artificial Neural Networks With On-Chip Backpropagation Learning. *IEEE Transactions on Industrial Informatics*, 12(3), 1124–1133.
- Tiwari, V., & Khare, N. (2015). Hardware implementation of neural network with Sigmoidal activation functions using CORDIC. *Microprocessors and Microsystems*, 39(6), 373–381.
- Tommiska, M. T. (2003). Efficient digital implementation of the sigmoid function for reprogrammable logic. *IEE Proceedings - Computers and Digital Techniques*, 150(6), 403.
- Tompson, J., Jain, A., LeCun, Y., & Bregler, C. (2014). Joint training of a convolutional network and a graphical model for human pose estimation. *Neural Information Processing Systems*, 2(January), 1799–1807.
- Trimberger, S. M. (2015). Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology. *IEEE Proceedings*, 103(3), 318–331.
- Tsai, C. H., Chih, Y. T., Wong, W. H., & Lee, C. Y. (2015). A Hardware-Efficient Sigmoid Function with Adjustable Precision for a Neural Network System. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 62(11), 1073–1077.
- Tuntas, R. (2015). A new intelligent hardware implementation based on field programmable gate array for chaotic systems. *Applied Soft Computing*, 35, 237–246.
- Turgut, Z., Zeynep, G., Aydin, G., & Sertbas, A. (2016). Indoor Localization Techniques for Smart Building Environment. *Procedia Computer Science*, 83, 1176–1181.
- Volder, J. E. (1959). The CORDIC Trigonometric Computing Technique. *Electronic Computers, IRE Transactions On, EC-8*(3), 330–334.
- Waltham, M. ., & Moodley, D. . (2016). An analysis of artificial intelligence techniques in multiplayer online battle arena game environments. *In Proceedings of the Annual Conference of the South African Institute of Computer Scientists and Information Technologists*, 1–7.
- Walther, J. S. (1971). A unified algorithm for elementary functions. *In Proceedings of Joint Computer Conference*, 379–385.
- Wang, C., Wang, L., Chi, X., Liu, S., Shi, W., & Deng, J. (2015). The research of indoor positioning based on visible light communication. *China Communications*, 12(8), 85–92.
- Wang, T., & Wang, L. (2015). A Modularization Hardware Implementation Approach for Artificial Neural Network. *In the International Conference on Electrical, Computer Engineering and Electronics*, 670–675.

- Wei, L., Cai, J., Nguyen, V., Chu, J., & Wen, K. (2020). P-SFA: Probability based Sigmoid Function Approximation for Low-complexity Hardware Implementation. *Microprocessors and Microsystems*, 76.
- Wilamowski, B. M. (2009). Neural network architectures and learning algorithms - How to not get frustrated with neural networks. *Industrial Electronics Magazine, IEEE*, 3(4), 56–63.
- Wu, H., Wang, Y., & Huang, J. (2017). Identification of Reconstructed Speech. *ACM Transactions on Multimedia Computing, Communications, and Applications*, 13(1), 1–20.
- Xiao, Z., Liang, S., Wang, J., Chen, P., Yin, X., Zhang, L., & Song, J. (2014). Use of general regression neural networks for generating the GLASS leaf area index product from time-series MODIS surface reflectance. *IEEE Transactions on Geoscience and Remote Sensing*, 52(1), 209–223.
- Xie, Y., Joseph\_Raj, A. N., Hu, Z., Huang, S., Fan, Z., & Joler, M. (2020). A Twofold Lookup Table Architecture for Efficient Approximation of Activation Functions. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 28(12), 2540–2550.
- Xie, Z. (2012). A non-linear approximation of the sigmoid function based on FPGA. In the 5th IEEE International Conference on Advanced Computational Intelligence, 221–223.
- Ya-Min Wan, & Sun-An Wang. (2005). *New dynamic RBF neural network controller*. August, 3379–3382.
- Yaghini Bonabi, S., Asgharian, H., Safari, S., & Nili Ahmadabadi, M. (2014). FPGA implementation of a biological neural network based on the Hodgkin-Huxley neuron model. *Frontiers in Neuroscience*, 8, 379.
- Yang, J., & Ma, J. (2019). Feed-forward neural network training using sparse representation. *Expert Systems with Applications*, 116, 255–264.
- Yang, S., Wang, J., Lin, Q., Deng, B., Wei, X., Liu, C., & Li, H. (2018). Cost-efficient FPGA implementation of a biologically plausible dopamine neural network and its application. *Neurocomputing*, 314, 394–408.
- Yassin, A., Nasser, Y., Awad, M., & Al-Dubai, A. (2016). Recent Advances in Indoor Localization: A Survey on Theoretical Approaches and Applications. *Surveys & Tutorials*, 19(2), 1327–1346.
- Yilmaz, I., & Kaynar, O. (2011). Multiple regression, ANN (RBF, MLP) and ANFIS models for prediction of swell potential of clayey soils. *Expert Systems with Applications*, 38(5), 5958–5966.
- Yonaba, H., Anctil, F., & Fortin, V. (2010). Comparing Sigmoid Transfer Functions for Neural Network Multistep Ahead Streamflow Forecasting. *Journal of Hydrologic Engineering*, 15(4), 275–283.
- Yonggang, W., Junwei, D., Zhonghui, Z., Yang, Y., Lijun, Z., & Bruyndonckx, P. (2011). FPGA based electronics for PET detector modules with neural network position estimators. *IEEE Transactions on Nuclear Science*, 58(1 PART 1), 34–42.

- Zaki, P. W., Hashem, A. M., Fahim, E. A., Masnour, M. A., Elgenk, S. M., Mashaly, M., & Ismail, S. M. (2019). A novel sigmoid function approximation suitable for neural networks on FPGA. In *the 15th International Computer Engineering Conference: Utilizing Machine Intelligence for a Better World*, 95–99.
- Zare, M., Pourghasemi, H. R., Vafakhah, M., & Pradhan, B. (2013). Landslide susceptibility mapping at Vaz Watershed (Iran) using an artificial neural network model: A comparison between multilayer perceptron (MLP) and radial basic function (RBF) algorithms. *Arabian Journal of Geosciences*, 6(8), 2873–2888.
- Zhang, M., Vassiliadis, S., & Delgado-Frias, J. G. (1996). Sigmoid generators for neural computing using piecewise approximations. *IEEE Transactions Computing*, 45(9), 1045–1049.
- Zhang, X. (2000). Introduction to Artificial Neural Netork. In *Introduction to Artificial Neural Network. Neural Network in Optimization* (pp. 83–93). Springer.
- Zhao, R., Yan, R., Chen, Z., Mao, K., Wang, P., & Gao, R. X. (2019). Deep learning and its applications to machine health monitoring. *Mechanical Systems and Signal Processing*, 115, 213–237.
- Zhen, L., Yiqing, W., Tian, Z., & Tianshi, C. (2017). A survey of neural network accelerators. *Frontiers of Computer Science*, 11(5), 746–761.
- Zhu, J., & Sutton, P. (2003). FPGA Implementations of Neural Networks - A Survey of a Decade of Progress. *Lecture Notes in Computer Science*, 2778, 1062–1066.
- Zhu, L., Yang, A., Wu, D., & Liu, L. (2014). Survey of Indoor Positioning Technologies and Systems. *Life System Modeling and Simulation*, 461, 400–409.
- Zou, X., Tao, F., Jiang, P., Gu, S., Qiao, K., Zuo, Y., & Xu, L. (2016). A new approach for data processing in supply chain network based on FPGA. *International Journal of Advanced Manufacturing Technology*, 84(1), 249–260.