# Exploiting Ambipolarity in Graphene Field-Effect Transistors for Novel Designs on High-Frequency Analog Electronics

Francisco Pasadas,\* Alberto Medina-Rull, Francisco G. Ruiz, Javier Noe Ramos-Silva, Anibal Pacheco-Sanchez, Mari Carmen Pardo, Alejandro Toral-Lopez, Andrés Godoy, Eloy Ramírez-García, David Jiménez, and Enrique G. Marin\*

Exploiting ambipolar electrical conductivity based on graphene field-effect transistors has raised enormous interest for high-frequency (HF) analog electronics. Controlling the device polarity, by biasing the graphene transistor around the vertex of the V-shaped transfer curve, enables to redesign and highly simplify conventional analog circuits, and simultaneously to seek for multifunctionalities, especially in the HF domain. This study presents new insights for the design of different HF applications such as power amplifiers, mixers, frequency multipliers, phase shifters, and modulators that specifically leverage the inherent ambipolarity of graphene-based transistors.

# 1. Introduction

Graphene is the most remarkable and striking member in the realm of 2D materials. Just after its discovery, it was postulated as an optimal candidate for high-frequency (HF) electronic applications, thanks to its ultrahigh, both, carrier mobility and saturation velocity,<sup>[1]</sup> which are physically rooted to the massless-Dirac-fermions nature of the carriers on its distinctive band-structure.

F. Pasadas, A. Medina-Rull, F. G. Ruiz, M. C. Pardo, A. Toral-Lopez, A. Godoy, E. G. Marin Departamento de Electrónica y Tecnología de Computadores Pervasive Electronics Advanced Research Laboratory Universidad de Granada Granada 18071, Spain E-mail: fpasadas@ugr.es; egmarin@ugr.es J. N. Ramos-Silva, E. Ramírez-García Instituto Politécnico Nacional UPALM Edif. Z-4 3er Piso, Ciudad de México 07738, Mexico A. Pacheco-Sanchez, D. Jiménez Departament d'Enginyeria Electrònica Escola d'Enginyeria Universitat Autònoma de Barcelona Bellaterra 08193, Spain

The ORCID identification number(s) for the author(s) of this article can be found under https://doi.org/10.1002/smll.202303595

© 2023 The Authors. Small published by Wiley-VCH GmbH. This is an open access article under the terms of the Creative Commons Attribution-NonCommercial-NoDerivs License, which permits use and distribution in any medium, provided the original work is properly cited, the use is non-commercial and no modifications or adaptations are made.

#### DOI: 10.1002/smll.202303595

These exceptional transport properties have made graphene-based devices already competitive with state-of-the-art analog HF technologies,<sup>[2]</sup> as evidenced by two main figures of merit related to the performance of HF transistors: the cut-off frequency,  $f_{\rm T}$ , and the maximum frequency of oscillation,  $f_{\rm max}$ . These frequencies set intrinsic upper limits to the operation of single de-embedded transistor-based amplifiers, according to two distinct drops in the gain:  $f_{\rm T}$  and  $f_{\rm max}$  are, respectively, the frequencies at which the current gain and power gain fall to unity.

Graphene-based field-effect transistors (GFETs) have already reached record  $f_{\rm T}$  = 427 GHz,<sup>[3]</sup> close to maximum  $f_{\rm T}$  = 688 GHz, exhibited by well-established III–V material-based high-electron mobility transistors (HEMTs).<sup>[4]</sup> The performance of GFETs in terms of  $f_{\rm max}$  is not as impressive, but it is still remarkable as the highest  $f_{\rm max}$  value reported so far in GFETs is 200 GHz,<sup>[5]</sup> compared to several hundreds of GHz demonstrated by III–V competitors (even surpassing 1 THz in a InP HEMT device).<sup>[6]</sup> It is worth to note, however, that graphene is still a teenage material, while it is already offering competitive performance versus senior III–V semiconductors and HEMT architectures in the HF field.

Furthermore, graphene has proved excellent mechanical flexibility, antireflectance, and corrosion resistance, and has thus become a main actor in the surge of nascent flexible and wearable nanoelectronics,<sup>[7–9]</sup> that will be of fundamental importance for the deployment of next generation HF ubiquitous wireless communication systems.<sup>[10]</sup> Importantly, it has been demonstrated to be compatible with thin-film technology, as well as with back-endof-line processing, enabling its hybrid co-integration with commercial CMOS technologies in integrated circuits (ICs).<sup>[11,12]</sup>

Enormous challenges, however, need still to be faced in graphene manufacturing technology, involving synthesis and substrate transfer (as they can severely impact on the carrier mobility via the interface quality), appropriate integration into monolithic millimeter-wave ICs, reproducibility, and reliability. The better the achieved technological control, the closer will be graphene to higher technology readiness levels (TRLs) as well as to even more competitive HF figures of merit.

While much attention has been paid to the exploitation of outstanding graphene transport properties, its most distinct feature is, however, its inherent carrier ambipolarity, linked to its



gapless electronic band structure. This ambipolarity is exhibited through the V-shaped transfer characteristics (drain current vs gate voltage) of GFETs around the point of minimum conductivity, namely, the Dirac voltage,<sup>[13]</sup> enabling the electrical switching from hole to electron conduction and vice versa while operating.<sup>[14–16]</sup> This feature is opposed to unipolar silicon and III–V semiconductors-based devices, whose hole or electron conduction is predetermined during fabrication, through the chemical impurification of the semiconductor channel. Interestingly, since conventional electronics was completely founded on unipolar devices, this novel ambipolar feature of GFETs was initially assumed as undesirable and several ways were explored to suppress it.<sup>[17,18]</sup>

SCIENCE NEWS \_\_\_\_\_

However, the ability to control the operando device polarity soon offered new design opportunities and, since the demonstration of the first realization of a GFET,<sup>[19]</sup> the ambipolarity of graphene has been leveraged in multiple applications. The most immediate was the frequency multiplication, achieved by electrically tuning the operation of the device around the Dirac point of the I-V parabola observed in GFETs transfer characteristics. This feature was exploited not only for signal generation at HF in several concomitant and early works,<sup>[20-25]</sup> but also for the development of high-performance biochemical sensing platforms<sup>[26]</sup> given the superior behavior demonstrated in terms of 1/f and phase noise.<sup>[27]</sup> More advanced applications, directly raised by the graphene capability of frequency doubling, were rapidly conceived in terms of resistive subharmonic mixing,<sup>[28–33]</sup> which were lately demonstrated to be on par with state-of-theart performance.<sup>[2,34-36]</sup> A very particular application of GFET ambipolarity was demonstrated by Yang et al. in the form of a phase detector<sup>[37]</sup> by producing a DC output signal proportional to the phase difference of sinusoidal and square waves fed in the GFET gate terminal, while operating, again, at the vertex of the I-V parabola. Also exploiting the frequency doubling feature, the operation of frequency triplers<sup>[38]</sup> and quadruplers<sup>[39]</sup> has been demonstrated by cascading two GFETs to produce W-shaped transfer characteristics.<sup>[40]</sup> Furthermore, the nonlinear operation caused by the ambipolarity has been leveraged in more sophisticated HF applications such as receivers,<sup>[41]</sup> and demodulators<sup>[42,43]</sup> achieving encouraging performance. The ambipolar conduction was also early interpreted as a tunable phase knob as demonstrated by the first realizations of modulators,<sup>[44]</sup> also conceived as (digital)  $\pm 180^{\circ}$ -tunable power amplifiers.<sup>[45,46]</sup> Although the graphene ambipolarity was initially widely exploited in terms of parabolic *I*–*V* characteristics around the Dirac voltage, the gapless band structure is also exhibited in a V-shaped C-V curve of GFETs,<sup>[47,48]</sup> and it was recently demonstrated to be suitable for phase-shifting purposes.<sup>[49]</sup> The ambipolarity distinct design opportunities have, indeed, extended beyond the analog arena into the digital domain, as demonstrated recently, e.g., in integrated security applications.[50]

In analog electronics, the keystone is, in any case, to exploit ambipolarity to conceive non-linear functionalities, enabling the precise tailoring of the main properties of HF signals: amplitude, frequency, and phase. The controlled manipulation of these signal characteristics constitutes the basis of any HF wireless communication system. On this matter, this work brings new insights on leveraging the graphene ambipolarity to simplify the design of conventional applications and to seek out multifunctionalities from a device level, circuit design and an engineering perspective. We specifically analyze graphene-based systems that control 1) the amplitude in the form of power amplifiers; 2) the frequency in circuits such as mixers and frequency multipliers; and 3) the phase in applications such as phase shifters and phase-shift keying (PSK) modulators, paving the way towards the deployment of graphene-based ICs for HF wireless communications systems.

www.small-journal.com

# 2. Circuit Design of HF Ambipolar Graphene-Based Applications

The exploration of novel HF applications founded in ambipolar graphene transport requires a physics-based description of the electrical behavior of the GFET at an apt level to be exploited by circuit design suites. In particular, it becomes crucial to understand and model the electrical control of the GFET Dirac voltage  $(V_{\text{Dirac}})$ , as the threshold defining the different operation polarities of the transistor. For a well-behaved, i.e., ohmically contacted, long-channel GFET, and considering symmetric electron/hole mobility and carrier distributions, V<sub>Dirac</sub> is roughly given by:<sup>[51]</sup>  $V_{\text{Dirac}} = V_{\text{G0}} + (V_{\text{D}} + V_{\text{S}})/2$ , where  $V_{\text{G0}}$  is the offset voltage (embracing work-function differences between the gate metal and the graphene channel as well as the possible presence of additional charges due to impurities), and  $V_{\rm D}$  and  $V_{\rm S}$  are the intrinsic drain and source terminal biases, respectively, namely not affected by the potential drops at the metal contacts.<sup>[52]</sup> This rule of thumb, however, must be carefully considered in actual GFETs, where the electrical behavior is notably impacted by the metalgraphene contact resistances, with direct consequences also in the electrical control of  $V_{\text{Dirac}}$ . Although these contact resistances are in principle an undesired factor causing deleterious Dirac voltage shifts,<sup>[51]</sup> under proper engineering insights they can be harnessed as an additional degree of freedom for HF design. Figure 1a shows the equivalent resistive network of a GFET, including the contact resistances ( $R_g$ ,  $R_d$ , and  $R_s$ , after gate, drain, and source contacts) and the channel resistance ( $R_{ch}$ ).  $V_{D}$  and  $V_{S}$ are determined by the external  $V_{\rm D,e}$  and  $V_{\rm S,e}$  and by  $R_{\rm d}$ ,  $R_{\rm s}$  and  $R_{\rm ch}$  as  $V_{\rm D} = V_{\rm D,e}(R_{\rm ch}+R_{\rm s})/R_{\rm t} + V_{\rm S,e}(R_{\rm d}/R_{\rm t})$  and  $V_{\rm S} = V_{\rm D,e}(R_{\rm s}/R_{\rm t})$ +  $V_{\rm S,e}(R_{\rm ch}+R_{\rm d})/R_{\rm t}$ , where  $R_{\rm t} = R_{\rm ch}+R_{\rm d}+R_{\rm s}$ . The dependence of  $V_{\text{Dirac}}$  on  $R_{\text{d}}$  and  $R_{\text{s}}$  is indeed a key enabler for the design of novel HF circuits and devices based on ambipolar transport. Of course, the value of these resistances should be as small as possible so to not spoil the GFET conductance, but thanks to the semimetallic nature of graphene (evidenced in Figure 1b), with its peculiar linear dispersion relationship around the Dirac point and restricted quantum density of states resulting in a electrically controllable work function, they are not fixed and can be tuned,<sup>[53]</sup> adding an extra degree of freedom to the already offered by the channel resistivity modulation (i.e.,  $R_{ch}$ ) in the control of  $V_{Dirac}$ .

However, the behavior of a GFET and the exploitation of its ambipolar nature cannot be reduced just to the understanding of the  $V_{\text{Dirac}}$  dependencies and the modeling of the electrical behavior in terms of resistive elements. The current–voltage relations of a GFET operating at HF, and consequently the design of HF circuits based on its ambipolar response, requires of the description of the dynamic operation of the transistor. To this purpose, a large-signal model, able to deal with the intrinsic capacitive behavior of the GFET and applicable to, e.g., transient, large-signal S-parameter (LSSP) or harmonic balance simulations, is needed.



**Figure 1.** a) Schematics of the GFET resistive network. The electrostatic modulation of the bias-dependent channel resistance ( $R_{ch}$ ) is achieved via the gate terminal ( $V_{G,e}$ ). Due to the non-negligible metal–graphene contact resistances ( $R_s$  and  $R_d$ ), a substantial potential drop is produced at both contacts. Thus, the intrinsic voltages ( $V_s$  and  $V_D$ ), not accessible in practice, are quite different from the external ones ( $V_{s,e}$  and  $V_{D,e}$ ). Adapted with permission.<sup>[51]</sup> Copyright 2021, IOP Science. b) Graphene band structure on a high symmetry path,  $\Gamma$ -K-M- $\Gamma$  along the 2D Brillouin zone and density of states (DO versus energy as calculated with Quantum Espresso suite.<sup>[57]</sup> Perdew–Burke–Ernzerhof exchange-correlation functional, based on the generalized gradient approximation, has been considered.<sup>[58]</sup> with ultrasoft pseudopotentials obtained from the SSSP library.<sup>[59]</sup> The convergence for energy was set to 10<sup>-8</sup> eV with energy cutoffs for the charge density and wavefuntion expansions fixed to 400 and 40 Ry, respectively, and a vacuum layer of 40 Å in the z-direction. A 60 × 60 Monkhorst–Pack k-grid was used for the self-consistent calculations later refined to a 320 × 320 for the non-self-consistent, bands and DOS calculations. For the DOS a simple Gaussian broadening of 2mRy was considered. c) Charge-based small-signal model of a GFET. The small-signal elements are the transconductance  $g_m$ ; the output conductance,  $g_{ds}$ ; and the intrinsic capacitances  $C_{gs}$ ,  $C_{gd}$ ,  $C_{sd}$ , and  $C_{dg}$ . The physical meaning of the elements is thoroughly explained in refs. [56,60,61].  $R_g$  is the gate resistance, and  $R_d$  and  $R_s$  account for the contact resistances of the drain and source, respectively. Adapted with permission<sup>[55]</sup> Copyright 2017, IEEE.

Although the exploitation of the ambipolarity of GFETs in HF circuit design must hold on this large-signal model (and as such has been considered in the different designs exploiting ambipolarity proposed later), very relevant insights can still be obtained from a small-signal equivalent circuit predicting the device behavior under AC or S-parameter simulations. This can be done, as far as the small-signal regime is applicable, in terms of a linear network of lumped elements. In Figure 1c, the charge-based small-signal equivalent circuit of the GFET (derived and validated against HF measurements of different GFET technologies)<sup>[54,55]</sup> is shown. The elements that form the equivalent circuit are calculated from the voltage derivatives of both the current  $(I_{DS})$  and terminal charges ( $Q_{\rm G}$ ,  $Q_{\rm D}$ , and  $Q_{\rm S}$ ), by accounting for the charge conservation and non-reciprocity of the intrinsic capacitances of the GFET. Specifically,  $g_m = dI_{DS}/dV_G$  is the transconductance,  $g_{ds} =$  $dI_{\rm DS}/dV_{\rm D}$  stands for the output conductance, and  $C_{\rm gs} = dQ_{\rm G}/dV_{\rm S}$ ,  $C_{\rm gd} = dQ_{\rm G}/dV_{\rm D}$ ,  $C_{\rm sd} = dQ_{\rm S}/dV_{\rm D}$ , and  $C_{\rm dg} = dQ_{\rm D}/d\breve{V}_{\rm G}$  are the four independent intrinsic capacitances of a three-terminal GFET. More details about the physics of these elements can be found elsewhere.[56]

Under this reduced but cardinal theoretical umbrella of the GFET, it is possible to devise novel HF circuits able to exploit the ambipolarity aiming to manipulate the amplitude, frequency, and phase of HF signals. In the rest of the section, some modules for wireless HF communication systems that take advantage of GFET-ambipolarity are exemplified. More specifically, we present designs that manipulate: the frequency (Section 2.1),

such as frequency multipliers and subharmonic downconverters; the amplitude (Section 2.2), in the form of power amplifiers; and the phase (Section 2.3), by addressing phase shifters, or modulators.

## 2.1. Frequency Manipulation through Graphene Ambipolarity

#### 2.1.1. Frequency Multipliers

The  $V_{\text{Dirac}}$  shifting originated by tuning  $V_{\text{D}}$  and  $V_{\text{S}}$ , and the graphene ambipolarity can be both exploited to build a circuit with a W-shaped transfer characteristic (TC), enabling frequency multiplication with control of the harmonic amplitudes.<sup>[40]</sup> The simplest implementation of such circuit considers a lumped resistor  $(R_x)$  between two GFETs connected in cascade. The resistor produces a controlled splitting between the  $V_{\text{Dirac}}$  of both GFETs,  $V_{\text{Dirac},1} - V_{\text{Dirac},2}$ , which is proportional to the voltage drop at  $R_x$ (cf. Figure 2a). Indeed, the role of  $R_{\rm x}$  can be played by the sum of extrinsic source and drain contact resistances of GFET1 and GFET2, respectively, as well as intentional graphene access resistance introduced between both devices. It is worth to note that the frequency multiplier design only demands a W-shaped TC and therefore the actual implementation could exploit different mechanisms for controlling the  $V_{\text{Dirac}}$  splitting, e.g., with a single split-gate GFET architecture<sup>[62]</sup> or by means of different  $R_{s}$ and R<sub>d</sub> metal engineering in ultrascaled structures.<sup>[53]</sup> Indeed,



**Figure 2.** a) Schematics proposed to build graphene-based frequency multipliers taking advantage of graphene ambipolarity. Details of each GFET are described in Section 4. The inclusion of a resistor,  $R_X$ , between two cascaded GFETs is proposed so to originate W-shaped transfer characteristics which can be leveraged to frequency multiplication.<sup>[51]</sup> Transfer characteristics for different b) values of  $R_X$  (at  $V_{DD} = 1 V$ ); and c) supply biases,  $V_{DD}$  (considering  $R_X = 1 k\Omega$ ). d) Working principle for the GFET-based frequency tripler (left) and quadrupler (right) based on the transfer characteristic at  $V_{DD} = 2 V$  and  $R_X = 1 k\Omega$ . (Green solid lines) Output signals of the frequency tripler (left) and quadrupler (right) compared against (green dashed lines) pure sinusoids at corresponding frequencies. Adapted with permission.<sup>[51]</sup> Copyright 2021, IOP Science.

W-shaped responses have been already observed in back-gate GFETs,<sup>[40]</sup> although in an uncontrolled way as illustrated by the fact that devices with the same structure and dimensions presented different behaviors.

Figure 2a depicts the simplest design of a controlled frequency multiplier exploiting the GFET ambipolarity: the two GFETs are governed by the same gate bias ( $V_{\rm GG}$ ) and are connected in series through  $R_x$ . The drain of the first GFET is coupled to the power supply  $(V_{DD})$  while the source of the second FET is DC grounded. The description of the used graphene technology can be consulted in the Experimental Section. The output of the frequency multiplier is the GFET current. Figure 2b,c shows the resulting W-shaped TC for different values of  $R_{\rm X}$  (with  $V_{\rm DD}$  = 1 V) and for several values of  $V_{\rm DD}$  (with  $R_{\rm X} = 1 \text{ k}\Omega$ ), respectively. The minima of the W-shaped TC correspond to the Dirac voltages of each GFET. The splitting between these charge neutrality points increases with the value of  $R_{\rm X}$ , which also results in an increasing voltage drop at the resistor, reducing the overall current. The DC bias operation point of the multiplier completely defines the multiplication factor given by the frequency multiplier (Figure 2d). Roughly, for tripler operation,  $V_{GG}$  must be set in the mid-point between the  $V_{\text{Dirac},1}$  (or equivalently  $V_{\text{Dirac},2}$ ) and the relative maximum of the W, while for a frequency quadrupler,

the operating bias point must correspond with the relative maximum (cf. Figure 2d). It is well known that a frequency doubler can be also implemented just with one GFET by DC biasing at the  $V_{\text{Dirac}}$ , and this also holds for the cascaded design. The possibility of generating different harmonic multiplication factors simply by changing the DC operation point becomes a sort of reconfiguration capability enabled by the ambipolarity of the GFET, which substantially simplifies the circuit design for frequency manipulation. Figure 2d exemplifies the operation of the circuit as a frequency tripler and quadrupler with a sketch of input and output AC signals around the corresponding operation points (for  $V_{\rm DD}$  = 2 V and  $R_{\rm X}$  = 1 k $\Omega$  with the TC shown with a green solid line in Figure 2c). A comparison between the predicted output signals (solid) and pure sinusoids at corresponding frequencies (dashed), shows that there is still an evident distortion in not optimized devices. As a case in point, for an input frequency of  $f_{in} =$ 1 MHz, the analysis of the output power spectrum, achieved from circuit-level simulations in the nonoptimized scenario, indicates that the resulting HF relative power for the frequency tripler and the quadrupler at  $3f_{in}$  and  $4f_{in}$ , respectively, are around the 50%. The performance of GFET-based frequency multipliers can nevertheless be improved by optimizing the W-shaped TC together with additional matching and stability networks.

www.small-journal.com

SCIENCE NEWS \_\_\_\_\_\_ www.advancedsciencenews.com



**Figure 3.** a) Working principle of a GFET-based frequency doubler, relying on the inherent graphene ambipolar conduction. The same concept is leveraged in subharmonic mixers for generating a higher-frequency component at twice the LO frequency. b) Schematic showing the designed single-GFET subharmonic mixer. It includes the LO rejection filter consisting in an open-loaded  $\lambda_{LO}/4$  stub. The RF choke (RFC) guarantees the operation at zero drain bias, while  $V_{G,bias} = V_{Dirac}$ . A bias tee is added to insert the LO signal, as well as  $L_f = 265$  nH and  $C_f = 4$  pF work as low- and high-pass filters, respectively. c) Frequency power spectrum of the signal collected at the drain of the GFET. Experimental data from ref. [29] and simulation before and after the addition of the LO rejection filter are compared.

#### 2.1.2. Subharmonic Mixers

Ambipolar conduction can also be harnessed in the design of single GFET-based subharmonic mixers to exploit input frequency doubling before mixing by setting the transistor operation point at  $V_{\rm GS} = V_{\rm Dirac}$ . **Figure 3**a sketches the working principle: the local oscillator (LO) output ( $v_{\rm IN}$  in Figure 3a) feeds the gate terminal of the GFET. Leveraging on the quadratic response achieved by the V-shaped TC, the LO output frequency can be half of the actual mixing frequency ( $v_{\rm OUT}$  in Figure 3a). Subharmonic resistive mixers based on GFETs reaching state-of-the-art performance have already been demonstrated,<sup>[29,30,63]</sup> reducing the circuit complexity by only using one instead of two transistors and without the need of introducing two out-of-phase LO signals connected with a balun,<sup>[64]</sup> reducing the area and simplifying the fabrication process for eventual ICs.

The subharmonic graphene-based mixer circuit is schematically shown in Figure 3b. The graphene technology considered is addressed in the Experimental Section. The radio-frequency (RF) signal ( $f_{\rm RF} = 2$  GHz,  $P_{\rm RF} = -20$  dBm) is connected to the drain, the LO signal ( $f_{\rm RF} = 1.01$  GHz,  $P_{\rm LO} = -12$  dBm) is connected to the gate through a bias tee, and the IF signal is collected at the IF port. The spectrum of the signal collected at the drain, with an IF output power of around -48 dBm, is shown in Figure 3c (blue solid lines) without filtering, as it was experimentally reported elsewhere (symbols).<sup>[29]</sup> If a perfectly quadratic *I–V* is assumed, negligible leakage of the LO signal can be expected at the drain terminal. However, to reach mixing operation at high frequencies, i.e., at the gigahertz band, significant gate-to-drain coupling can be expected through the GFET intrinsic gate-to-drain capacitance  $C_{\rm gd}$  (cf. Figure 1b) and it becomes essential to filter out the LO frequency at the drain without affecting mixer output HF component. To do so, we included an open-loaded  $\lambda_{10}/4$  stub at the drain port in Figure 3b to effectively reduce the distortion of the mixed signal. This allows not only to short-circuit the fundamental LO frequency, but also (ideally) every odd multiple ( $f_{LO}$ ,  $3f_{I,O}$ , ...) because of the periodic behavior of the distributed element. On the contrary, at even-order components  $(2f_{1,0}, 4f_{1,0}, ...)$ , an open-circuit is generated. Thus, due to the proximity of the RF frequency and twice the LO frequencies ( $f_{\rm RF} \simeq 2 f_{\rm LO}$ ), RF remains almost unaffected. This aspect is critical to achieve that the maximum RF input signal reaches the transistor and participates in the mixing process.

The impact of the LO rejection filter is clearly demonstrated in Figure 3c (red dashed lines), where the power spectrum at the drain of the GFET with the  $\lambda_{\rm LO}/4$  resonator is also depicted. A large attenuation is achieved for the main LO harmonic, and its odd-order multiples are greatly mitigated as well. These results show the great potential of not only leveraging graphene ambipolarity for subharmonic mixing, but also combining the different harmonics generated by the GFET quadratic TC by matching with distributed elements that also present a harmonically periodic behavior.

ADVANCED SCIENCE NEWS \_\_\_\_\_ www.advancedsciencenews.com

#### 2.2. Leveraging Ambipolarity for Signal Amplification

#### 2.2.1. Power Amplifiers

GFET ambipolarity can also be leveraged to efficiently amplify high-frequency signals and, simultaneously, providing symmetrical power gain under both electron and hole conductions, a unique feature to be employed in modulators<sup>[44]</sup> or high-frequency differential electronics applications such as baluns.<sup>[45,46]</sup> As amplification implies a linear processing of the signal, it is possible to apply microwave linear network analysis to the design of GFET-based power amplifiers.<sup>[65–67]</sup> To do so, we can make use of the equivalent circuit of the GFET (Figure 1c) in a two-port common-source configuration, to easily obtain the admittance matrix, [ $Y_{int}$ ], of the intrinsic device (framed in a dahsed box) and the contact resistance matrix, [R], as:

$$\begin{bmatrix} Y_{int} \end{bmatrix} = \begin{bmatrix} j\omega \left( C_{gd} + C_{gs} \right) & -j\omega C_{gd} \\ g_m - j\omega C_{dg} & g_{ds} + j\omega \left( C_{gd} + C_{sd} \right) \end{bmatrix}$$
$$\begin{bmatrix} R \end{bmatrix} = \begin{bmatrix} R_g + R_s & R_s \\ R_s & R_d + R_s \end{bmatrix}$$
(1)

from which the global admittance matrix is obtained as:  $[Y]^{-1} = [Y_{int}]^{-1} + [R]$ . Using the relationships between two-port network parameters, the scattering matrix [*S*] is obtained from [Y] as

$$[S] = \begin{bmatrix} \frac{(Y_0 - Y_{11})(Y_0 + Y_{22}) + Y_{12}Y_{21}}{\Delta Y} & -\frac{Y_{12}Y_0}{\Delta Y} \\ \frac{Y_{21}Y_0}{\Delta Y} & \frac{(Y_0 + Y_{11})(Y_0 - Y_{22}) + Y_{12}Y_{21}}{\Delta Y} \end{bmatrix}$$
(2)

where  $Y_{ij}$  are the matrix elements of [Y],  $\Delta Y = (Y_0 + Y_{11}) (Y_0 + Y_{22}) - Y_{12}Y_{21}$ , and  $Y_0$  is the characteristic admittance.

It must be highlighted that [S] describes a de-embedded device, i.e., after removing the extrinsic undesired contributions at HF produced by the interconnections and pads inherent to experimental prototypes. However, the metal-graphene contact resistances ( $R_s$  and  $R_d$ ), as would be present even in IC technology, are included in [R]. From [S] it is possible to determine the maximum gain and microwave stability of GFET-based amplifiers. The maximum gain,  $G_{max}$ , is either the maximum available gain,  $G_{MA} = |Y_{21}/Y_{12}|$   $(K - \sqrt{K^2 - 1})$  (where  $K = (2\Re(Y_{11})\Re(Y_{22}))$ -  $\Re(Y_{21}Y_{12}))/|Y_{21}Y_{12}|$ ) when the device is unconditionally stable; or the maximum stable gain,  $G_{MS} = |Y_{21}/Y_{12}|$ , when the device is potentially unstable. The rule of thumb in the design of amplifiers limits the operating frequency up to a 20% of  $f_{\rm max}$  to guarantee sufficient practical amplification.<sup>[68]</sup> In this frequency range, the vast majority of active devices become (without additional stability networks) potentially unstable, being  $G_{MS}$  the gain that rules the design.

Thus, for the common-source configuration,  $G_{\rm MS}$  reads as

$$G_{MS} = \frac{1}{\omega} \sqrt{\frac{\omega^2 (C_{dg} + R_s A)^2 + (g_m + R_s \omega^2 B)^2}{(C_{dg} + R_s A)^2 + R_s^2 \omega^2 B^2}}$$
(3)

www.small-journal.com

where  $A = (C_{gd} + C_{gs})g_{ds} + C_{gd}g_m$  and  $B = C_{gd} (C_{gd} + C_{gs} + C_{sd} - C_{dg}) + C_{gs}C_{sd}$ . Interestingly,  $G_{MS}$  is directly impacted only by the contact resistance at the common terminal, i.e.,  $R_s$  in the common-source configuration, although both  $R_d$  and  $R_s$  influence the actual value of the small-signal elements. If the contact resistance at the common terminal is negligible, i.e.,  $R_s \rightarrow 0$ , the expression for the gain is simplified as

$$G_{MS}|_{R_{s} \to 0} = \frac{\sqrt{C_{dg}^{2}\omega^{2} + g_{m}^{2}}}{\omega C_{gd}}$$

$$\tag{4}$$

namely,  $G_{\rm MS}$  shows no dependence on  $g_{\rm ds}$ . In other words, contrary to what would be expected from conventional unipolar technology arguments, the lack of current saturation is not a dominant factor directly impacting  $G_{\rm MS}$  in GFET amplification if the metal-graphene contact resistance is negligible, as it can be expected in more mature graphene technologies.

**Figure 4**a shows  $g_{ds}$ ,  $|g_m|$ , and  $G_{max}$  as a function of  $V_{GS,e} - V_{Dirac}$ , at a fixed  $V_{DS,e} = 0.2$  V (see the Experimental Section for material and device details). Shadowed in gray are the biases where  $G_{max}$  falls below 0 dB, and therefore the amplification is ineffective, while in green and yellow are the  $V_{GS,e}$  biases where the GFET is unconditionally stable (US) and potentially unstable (PU), respectively.

The  $G_{\text{max}}$  maxima (green and orange points) are found, for symmetric  $V_{GS,e} - V_{Dirac}$  values, in both conductive branches of the ambipolar GFET. Notably, the highest  $G_{\max}$  value (orange point;  $V_{GS,e} > V_{Dirac}$ ) corresponds to a low  $g_{ds}$  (actually close to its minimum value) while the second peak (green point; V<sub>GS.e</sub> < V<sub>Dirac</sub>) is correlated to a non-negligible value of g<sub>ds</sub>, i.e., corresponding to a non-saturated region of the output characteristic ( $I_{DS}$  vs  $V_{DS}$  curve). This can be clearly observed in Figure 4b, where the output curves are shown for both cases:  $V_{GS,e} > V_{Dirac}$ (orange point in Figure 4a and orange curve in Figure 4b); and  $V_{GS,e}$  <  $V_{Dirac}$  (green point in Figure 4a and green curve in Figure 4b). The purple curve in Figure 4b shows a case where V<sub>GS.e</sub> << V<sub>Dirac</sub> showing a highly linear output characteristic. Both gain maxima are, however, located near the maxima of  $|g_m|$ , bringing to light that it is the transconductance, rooted in the graphene ambipolarity, the physical parameter that commands the power gain at HF, according to Equation (4). It should also be highlighted the symmetric behavior of  $g_m$  around  $V_{GS,e} = V_{Dirac}$  (in correspondence to symmetric hole-electron mobility) and the almost symmetric resemblance of  $G_{\text{max}}$ , in clear contrast to  $g_{\text{ds}}$ , which evidences the lack of a definite correlation between  $G_{\max}$ and  $g_{ds}$ . These conclusions prove that current saturation is not mandatory to achieve a noticeable power amplification based on GFETs thanks to their inherent ambipolarity.

#### 2.3. Phase Manipulation through Graphene Ambipolarity

### 2.3.1. Phase Shifters

The last property of a signal that can be manipulated to process information is the phase. A phase shifter is the element specifically designed to tune the phase of an input signal according to a control signal, while the amplitude of the output is maintained



**Figure 4.** a) Output conductance,  $|g_{m}|$ ; and maximum gain,  $G_{max}$ , as a function of  $V_{GS,e} - V_{Dirac}$ , at a  $V_{DS,e} = 0.2 V$  ( $V_{Dirac} = 0.1 V$ ). Legend: no-G: no gain region; US: unconditionally stable; PU: potentially unstable. b) Output characteristics of the GFET used for power amplification under three different  $V_{GS,e}$  values: -0.2, 0, and 0.2 V.

either attenuated or amplified by a constant factor.<sup>[69]</sup> In a phasecontrolled antenna array scenario, the phase shifter feeds each element of the array in a way that the amplitude and phase difference of the input current provided at each element determine the shape and direction of the main lobe of radiation, respectively. Thus, for a proper array design, it is of utmost relevance to be able to select the direction of the main lobe (changing the relative phases between the input signals of the antennas), while keeping the shape of the radiation pattern unaltered (maintaining the signal amplitudes of all elements balanced). GFETs are postulated as prime candidates for active phase shifters thanks to their bias-tunable quantum capacitance ( $C_q$ ), related to the reduced density of states of graphene around the Dirac point, which is, once again, rooted into its inherent semimetal and ambipolar nature.<sup>[47]</sup>

To take advantage of this feature,  $C_q$  must be dominant over the gate insulator capacitance  $(C_{ox})$  of the GFET. In particular, in the metal-insulator-graphene stack of a GFET,  $C_{ox}$  and  $C_{o}$  are associated in series,  $^{[48]}$  and thus,  $C_{\rm ox} >> C_{\rm q}$  is required to leverage the  $C_{0}$  tunability in the overall capacitive response. A proper choice of  $\dot{C}_{ox}$  is therefore needed to guarantee a large modulation of the relevant intrinsic capacitances (see Figure 1c). Figure 5a,b shows the variation of  $C_{gs}$ ,  $C_{gd}$ ,  $C_{ds}$ , and  $C_{dg}$  with  $V_{GS}$  and  $V_{DS}$ , for the technology parameters defined in the Experimntal Section. Notably, due to the graphene ambipolarity and strongly tunable occupation of the density of states, none of the intrinsic capacitances can be neglected in any bias region. This is, indeed, opposite to what happens in conventional semiconductor-based technologies where: i) in the subthreshold region, all intrinsic capacitances are irrelevant when compared with  $C_{ox}$ ; and ii) in the saturation region,  $C_{\rm gd}$  can be obliterated given that the drain edge of the channel is depleted of mobile charged carriers.<sup>[70]</sup> Thus, in GFETs, any bias control signal through  $V_{GS}$  and/or  $V_{DS}$  can be eventually exploited for phase shifting operation through the variation of the capacitive response of the device.

To further exemplify the concept, Figure 5c shows the GFET operating in common-source configuration. The HF signal and

DC control biases are combined using bias tees. Input and output matching networks (IMN and OMN, respectively) are used to yield conjugate matching in both ports (see the Experimental Section).

www.small-journal.com

In terms of the scattering parameters [cf. Equation (2)], a twoport phase shifter must be able to keep the magnitude of  $S_{21}$ ( $|S_{21}|$ ) constant while tuning its phase in a controlled way ( $\phi_{21}$ ), where ports 1 and 2 of the system refer here to the gate-source and drain-source terminals, respectively. The rest of the *S* parameters ( $S_{11}$ ,  $S_{12}$ , and  $S_{22}$ ) are also important to guarantee an acceptable power transfer from the input to the output and are addressed by the proper design of the IMN and OMN over a large window of  $V_{\text{GS}}$  or  $V_{\text{DS}}$  combinations (see the Experimental Section).

To get further insights of the  $|S_{21}|$  and  $\phi_{21}$  dependencies on the applied biases, Figure 6a,b depicts their corresponding isocurves as a function of  $V_{GS}$  and  $V_{DS}$ . As can be observed, both  $|S_{21}|$  and  $\Phi_{21}$  show a strong dependence on  $V_{GS}$  and  $V_{DS}$ . It should be highlighted that each isocurve of Figure 6a,b provides a  $V_{GS} - V_{DS}$ combination ensuring a constant  $|S_{21}|$  or  $\phi_{21}$ , respectively. Moreover, the phase isocurves depict a different dependence on  $V_{GS}$  V<sub>DS</sub> compared to amplitude isocurves, evidencing the possibility of applying a bias combination (i.e., a simultaneous variation of both  $V_{GS}$  and  $V_{DS}$ ) to yield a constant amplitude jointly with an appropriate phase variation. Figure 6c shows such  $\phi_{21}$  variation as a function of the bias combinations required to keep three constant values of  $|S_{21}|$ : -5 dB (yellow line), 0 dB (green line), and 5 dB (red line). To ensure the unconditional stability of the circuit, the so-called  $K - \Delta$  test is carried out and the results are included in Figure 6c by shadowing the regions in white and dark grey, corresponding to unconditional stability and conditional stability or instability, respectively. Hence, to provide an unconditional stable design, the circuit is limited to operate under the  $V_{GS}$  –  $V_{\rm DS}$  combinations enclosed in the white region.

If any possible  $V_{\rm GS} - V_{\rm DS}$  combinations are allowed to keep a constant specific gain (i.e., digital control), that is to move arbitrarily along the amplitude isocurve, phase shifts as large as  $\Delta \phi_{21} \cong 180^{\circ}$  are achievable keeping  $|S_{21}| = 0$  dB. If a linear relation is forced between  $V_{\rm GS}$  and  $V_{\rm DS}$  (e.g., in a simple analog control implemented by a DC–DC converter or a voltage divider), the range of  $\Delta \phi_{21}$  diminishes, with  $\Delta \phi_{21}$  reaching values higher than 50° for the three gain values considered and with a remarkable  $\Delta \phi_{21}$  higher than 80° for  $|S_{21}| = 0$  dB. These promising results turn GFETs into excellent candidates for future active phase shifter in HF communications systems.

## 2.3.2. PSK Modulators

SCIENCE NEWS \_\_\_\_\_ www.advancedsciencenews.com

GFET multifunctionality due to ambipolar transport enables the design of circuits with one-single transistor operating at different modes, and hence, enabling the development of area-efficient and robust applications, e.g., high-data rate modulators. In this realm, the ambipolarity- and bias-dependent functionalities of graphene transistors can be specifically harnessed to design a GHz PSK modulators. The DC characteristics and the proposed multifunctional GFET circuit design are shown in **Figure 7**a,b, respectively.

In-phase and inverting amplification functions have been obtained with the device biased within the p-type and n-type operation branches, respectively,<sup>[16]</sup> e.g., at  $V_{GS1} = -2.5$  V and  $V_{GS2} = 3.5$  V, i.e., gate biases of  $V_{Dirac} \pm 3$  V. The high symmetry of the transfer characteristic of the GFET used here, with similar  $I_D$  at  $V_{GS1}$  and  $V_{GS2}$  (cf. Figure 7a), facilitates the design of suitable IMN and OMN valid simultaneously for both bias points. Furthermore, unconditional stability conditions are also achieved for both  $V_{GS}$  at a frequency of 2.4 GHz ( $V_{DS} = 1$  V for both circuit op-

 $V_{\rm DS} = 1 \ {\rm V}$ 

0

 $V_{\rm GS}$  (V)

1

Input

Matching

Network

**a)** 50

€ 40

30

20

10

0

-1

**Bias** Tee

Capacitance

c)

eration modes). Importantly, the design is suitable for an on-chip hybrid implementation where the DC bias blocks can be implemented in a front-end CMOS technology while the GFET circuit corresponds to a back-end process. S-parameters and stability parameters of the multifunctional circuit are shown in Figure 7c,d for both operation modes at  $V_{\rm GS1}$  and  $V_{\rm GS2}$ . The circuit (GFET + I/OMNs) is properly isolated at both the input and output ports since  $S_{11}$  and  $S_{22}$  are below –10 dB at 2.4 GHz. Furthermore, the multifunctional circuit also provides signal amplification since  $S_{21}$  is 7 and 8.8 dB for the in-phase (at  $V_{\rm GS2}$ ) and inverting (at  $V_{\rm GS1}$ ) amplifiers, respectively.

The PSK modulation is demonstrated by the simultaneous application to the gate of the device of a baseband signal consisting of DC pulses varying from  $V_{\rm GS1}$  to  $V_{\rm GS2}$  with a data rate of 0.5 Gbps, and an input AC carrier  $v_{\rm in}$  of -15 dBm at 2.4 GHz while keeping  $V_{\rm DS} = 1$  V. These input signals and the resulting output signal are shown in Figure 7d and, under such conditions, the circuit switches between operating modes, i.e., it works as an in-phase amplifier at  $V_{\rm GS2}$  and as an inverting amplifier at  $V_{\rm GS1}$ , showing the unique ability of GFETs to perform as reconfigurable circuits because of their inherent ambipolarity.

## 3. Conclusion

0.5

Output Matching Network

 $V_{\rm GS} = 1 \ {\rm V}$ 

1

 $V_{\rm DS}$  (V)

1.5

Bias Tee

 $Z_{L}$ 

2

b)

Ambipolar electronics based on graphene field-effect transistors have been demonstrated as ideal candidates to be exploited in the design of multiple HF analog applications, showing the potential to simplify sophisticated circuit topologies even improving the

 $C_{\rm gd}$ 

 $C_{
m gs} \ C_{
m dg}$ 

 $C_{\rm sd}$ 

 $V_{\rm DS}$ 



GFET

2

0

ADVANCED SCIENCE NEWS \_\_\_\_\_ www.advancedsciencenews.com



**Figure 6.** Isocurve plots of a)  $|S_{21}|$  (dB) and b)  $\phi_{21}$  (degrees) versus both  $V_{GS}$  and  $V_{DS}$  for the GFET described in the Experimental Section at an operating frequency of 3 GHz. c) Bias dependence of the phase shift  $\phi_{21}$  for three gain values  $|S_{21}| = -5$  dB (yellow), 0 dB (green), and 5 dB (red). Bias combinations that do not guarantee unconditional stability for the device are colored in dark gray. d) Gate bias dependence of the phase shift for the same three constant gain values by considering that  $V_{DS}$  follows a linear relation with  $V_{GS}$ , and thus it is simultaneously modified to maintain the chosen  $|S_{21}|$  (analog control). Adapted with permission.<sup>[69]</sup> Copyright 2020, IEEE.



**Figure 7.** a) Transfer characteristic (right axis) and corresponding transconductance (left axis) of the GFET with technology described in the Experimental Section.  $V_{Dirac} = 0.5 \text{ V}$  (circle) for  $V_{DS} = 1 \text{ V}$ . The two selected gate voltages are also marked  $V_{GS1} = V_{Dirac} - 3 \text{ V}$  (square) and  $V_{GS2} = V_{Dirac} + 3 \text{ V}$  (triangle). b) Schematic design of the proposed multifunctional GFET circuit. Elements inside the dashed boxes are the matching and stability networks. Filtering DC/RF blocks are not shown.  $L_1 = 98 \text{ nH}$ ,  $C_1 = 37 \text{ fF}$ ,  $R_1 = 72 \text{ k}\Omega$ ,  $L_2 = 7.11 \text{ nH}$ ,  $C_2 = 476 \text{ fF}$ . c) S-parameters ( $S_{11}$  and  $S_{22}$ ) and d)  $S_{21}$  of the GFET-based multifunctional circuit at different  $V_{GS}$ . Inset in (d) shows the stability parameters. e) DC bias voltage signals (top) and transient AC input and output voltage signals (bottom) of the GFET-based PSK modulator.

circuit performance compared to more traditional approaches. However, considerable challenges will need to be overcome in order to make graphene technology suitable for integration into monolithic millimeter-wave ICs and thus competitive in the extremely demanding HF arena. Among these challenges highlight, just to cite a few: i) scalability, substrate transfer, and integration, ii) device reproducibility and reliability, and iii) contact resistance reduction and optimal oxide stack for encapsulation. All these interrelated aspects will define the competitiveness of future HF graphene devices and circuits. Improvements in scalability and substrate transfer, avoiding degradation, are essential to enable high-volume graphene manufacturing. They will be also crucial for monolithic integration with mature existing technologies and fabrication process. The development of scalable and cost-effective manufacturing should also benefit to reproducibility and reliability (as it corresponds to a greater technological control), which are necessary to increase hardware complexity to the level of commercial devices. To properly exploit the unique features of graphene at this complex circuitry level, it is, however, pivotal to reach a good electrical contact, which will be determined by quantum engineering the graphene interface with metals either in edge or vertical interfacing. Similarly relevant for accessing to the graphene quantum capacitance is the deposition of high-k gate oxide stacks of excellent quality. Whether graphene technology could eventually excel in these aspects, it will become an outstanding alternative to the design of HF electronics. In this regard, this work gives insights about how the accurate control of graphene ambipolarity and other inherent features, such as the modulation of its quantum capacitance or the Dirac voltage tunability, can be exploited for the development of a variety of HF electronic circuits such as power amplifiers, subharmonic mixers, analog phase shifters, frequency multipliers, and high-data rate modulators. All these GFET-based circuits have proven advantages compared to well-established implementations in terms of simplified designs, reduced number of components, or reconfiguration capability. Thus, it can be expected that the relentless improvement of graphene manufacturing will overcome their present technological limitations providing the definitive momentum to the GFET-based analogue HF electronic applications.

## 4. Experimental Section

The design and analysis of HF applications founded in GFETs require a physics-based description of their electrical behavior at a compact and analytical level suitable for standard circuit simulators. To this purpose, a large-signal model implemented in Verilog-A was used, [56,60] embedded into Keysight Advanced Design System (ADS). This GFET technology computer-aided design (TCAD) tool was thoroughly validated<sup>[56,61]</sup> by the assessment of the DC characteristics, transient dynamics, and frequency response of a variety of graphene-based circuits such as a high-frequency voltage amplifier,<sup>[71]</sup> a high-performance frequency doubler,<sup>[21]</sup> a subharmonic mixer,<sup>[29]</sup> and a multiplier phase detector,<sup>[37]</sup> showing an excellent agreement between measurements and simulations. Although this work focuses on GFETs, some of the specific HF designs can be adopted for other ambipolar 2D technologies, such as phosphorene<sup>[72]</sup> or MoTe<sub>2</sub> FETs,<sup>[73]</sup> among others, e.g., by using a suitable tool for circuit design based on these emergent ambipolar technologies such as the efficient algorithm for 2DFETs recently reported.[74]

In the following, we introduce the geometrical and technological TCAD parameters considered for each of the HF designs. The main parameters

of the TCAD tool are: the effective carrier mobility,  $\mu$ ; the gate offset voltage,  $V_{G0}$ ; the residual carrier density,  $n_{res}$ ; the channel width and length, W and L, respectively; and the oxide capacitance per unit area,  $C_{ox} = \epsilon_{ox} \epsilon_0 / t_{ox}$ , where  $\epsilon_{ox}$  is the relative permittivity of the gate oxide,  $\epsilon_0$  is the vacuum permittivity, and  $t_{ox}$  is the gate oxide thickness.

Graphene Technology Electrical and Physical TCAD Parameters for the Frequency Multiplier. In the case of the frequency multiplier, a standard graphene technology consisting in a 10 nm Al<sub>2</sub>O<sub>3</sub> ( $\epsilon_{ox} = 9$ ) gate stack, with graphene dimensions 1  $\mu$ m × 1  $\mu$ m was considered. In this approach, the role of the quality of the graphene channel was played by the mobility and the residual charge density.<sup>[75,76]</sup> In this regard, a standard graphene qualitywas considered by assuming a mobility of 2000 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> and a residual carrier density of 6.86 × 10<sup>11</sup> cm<sup>-2</sup> at room temperature. The offset voltage is 0 V, a variation of this parameter in an eventual fabricated technology would mean a shift on the operating gate bias. Finally, a contact resistivity of 2000  $\Omega$  µm and a gate resistance of 5  $\Omega$  were assumed.

Graphene Technology Electrical and Physical TCAD Parameters for the Subharmonic Mixer: The first realization of a subharmonic mixer was reported in ref. [29]. The technology consisted of a monolayer graphene sheet generated using the method of micromechanical exfoliation applied to natural graphite. The sample was positioned onto a 300-nm silicon oxide film that was grown through thermal process on a high-resistivity silicon substrate. Given the size constraints imposed by the exfoliated graphene flake, a gate length of 1  $\mu$ m and width of 20  $\mu$ m (2 fingers  $\times$ 10 µm) was arranged. Electron beam lithography was used to define the drain/source pads, consisting of a layer stack comprising Ti (1 nm), Pd (30 nm), and Au (70 nm) metals. For the top-gate dielectric, a natural oxidation process was used to form a 2-nm-thick layer of Al, followed by the deposition of a 25-nm layer of  $Al_2O_3$  ( $\epsilon_{ox}$  = 9) through e-gun evaporation. An electron beam lithography technique was then used to create a top-gate electrode, which was composed of Ti (1 nm), Pd (30 nm), and Au (60 nm). The reported mobility was 2000 and 2400 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, and a residual carrier density of  $10^{12}$  cm<sup>-2</sup> was extracted.<sup>[29]</sup> In this regard, for the technological prediction of the subharmonic mixer performance,  $\mu = 2200 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  and  $n_{\text{res}} = 9.22 \times 10^{11} \text{ cm}^{-2}$  were assumed. The offset voltage was measured to be 1 V, and the contact resistivity was experimentally estimated in 560  $\Omega$  µm, while a gate resistance of 21  $\Omega$  was considered.

Regarding the zero-bias mixer topology shown in Figure 3b, the RF signal ( $f_{RF} = 2$  GHz,  $P_{RF} = -20$  dBm) was introduced to the drain of the GFET through a high-pass filter (HPF), the LO signal ( $f_{RF} = 1.01$  GHz,  $P_{LO} = -12$  dBm) was connected to the gate through a bias tee, and the IF signal was collected at the IF port with a low-pass filter (LPF). Both first-order filters were designed with the cut-off frequencies of 800 and 30 MHz, respectively, resulting in ideal lumped components of  $C_f = 4$  pF and  $L_f = 265$  nH, respectively.

Graphene Technology Electrical and Physical TCAD Parameters for the Power Amplifier: The graphene technology considered for the power amplifier design fits (not shown in this work) the reported technology developed by the Institut d'Electronique de Microélectronique et de Nanotechnologie (CNRS, Lille, France) reported elsewhere and described in the following.<sup>[54,77–79]</sup> The device fabrication starts with the application of e-beam lithography on a 300 nm SiO<sub>2</sub>/highly resistive Si substrate to pattern the gate. Next, a 40-nm layer of Al was deposited and lifted off. To finish the gate structure, a natural oxidation process was used, where the substrate was exposed to air for 24 h, leading to the formation of a 4.3nm layer of Al<sub>2</sub>O<sub>3</sub>, as confirmed by spectroscopic ellipsometry. Such natural oxidation process eliminates the need for high-temperature deposition of a dielectric layer, making it compatible with the fabrication of GFETs on flexible substrates. The graphene was grown using chemical vapor deposition (CVD) on a copper foil, resulting in a 1.5 cm  $\times$  1.5 cm area. A wet chemical transfer process based on polymethyl methacrylate (PMMA) was used to transfer the monolayer graphene sheet onto the prepatterned gate. To obtain isolated patterns, reactive ion etching (RIE) with oxygen plasma was used to etch the graphene channel to (width  $\times$  length) 48  $\mu$ m imes 0.388  $\mu$ m. Source and drain contacts were defined by depositing a 20 nm layer of Ni followed by a 30 nm layer of Au and subsequently performing a lift-off process. To enable compatibility with on-chip probe measurements,

license

the device fabrication concluded with the deposition of a 50 nm/300 nm Ni/Au stack for the gate, source, and drain pads. A resulting carrier mobility of 3000 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> and a residual carrier density of 3.55 × 10<sup>11</sup> cm<sup>-2</sup> at room temperature were obtained. The offset voltage is 1 V, the contact resistivity is 480  $\Omega$  µm, while a gate resistance of 25  $\Omega$  is assumed.

Graphene Technology Electrical and Physical TCAD Parameters for the Analog Phase Shifter and the PSK Modulator: In the case of the PSK modulator and phase shifter designs, a standard graphene technology was considered but using a gate oxide that satisfies  $C_{ox} = 110$  fF  $\mu m^{-2} >> C_q$  in order to leverage the GFET quantum capacitance  $(C_q)$  tunability, especially for the latter application. Similar to the technology considered for the frequency multiplier design, the assumed graphene dimensions are 1  $\mu m \times 1 \mu m$ ; a normal quality of graphene is considered (mobility of 2000 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> and a residual carrier density of 6.86  $\times 10^{11}$  cm<sup>-2</sup> at room temperature); and the offset voltage is 0 V. The contact resistivity is 100  $\Omega \mu m$  is considered in the case of the PSK modulator.<sup>[80]</sup> The gate resistance is 5  $\Omega$  (25  $\Omega$ ) for the phase shifter (modulator) circuit.

Regarding the phase-shifter circuit in amplifier topology shown in Figure 5c, the HF signal and DC biases were combined by using bias tees and, to achieve a good power transfer, two matching networks were used. Eventually, a shunt resistor of 1.65 k $\Omega$  (not included in the topology) was added to the gate of the GFET to increase its stability at the cost of some gain losses. Unconditional stability was achieved for  $V_{GS}$  and  $V_{DS} = 1 V$ , which allows to calculate the reflection coefficients  $\Gamma_{S}$  and  $\Gamma_{L}$  for the maximum available gain  $G_{MA}$ . Input and output matching networks (IMN and OMN, respectively) were designed to yield conjugate matching in both ports resulting in both cases in a shunt capacitor ( $C_{IMN} = 465$  fF,  $C_{OMN}$ = 55 fF) and a series inductor ( $L_{IMN}$  = 35 nH,  $L_{OMN}$  = 37 nH). The IMN was configured in a C-L topology, while the OMN was configured in a L-C topology. It is important to note that the lumped components were assumed to be ideal. Tolerance and quality factor (Q) issues associated with a realistic implementation could affect the design and, therefore, their influence should be analyzed in detail according to the IC technology used in an eventual realization of the circuit. In addition, the matching networks were designed for an operating frequency of 3 GHz and, generally, for a single bias point, but in the case of the phase-shifter application, both  $V_{GS}$ and  $V_{DS}$  of the GFET were varied to enable the phase shifting while keeping a constant amplitude, hence, it is crucial to achieve a high matching coefficient  $(M)^{[81]}$  value for a large window of  $V_{GS}$  or  $V_{DS}$  combinations. In this regard, it was assessed that M is over 0.7 for the bias window  $V_{CS}$ ,  $V_{\rm DS} = [0, 2]$  V.

## Acknowledgements

This work was funded by FEDER/Junta de Andalucía-Consejería de Transformación Económica, Industria, Conocimiento y Universidades through the Projects A-TIC-646-UGR20, B-RNM-375-UGR18 and P20\_00633; by Junta de Andalucía-Consejería de Universidad, Investigación e Innovación under ENERGHENE Project No. P21\_00149; and by MCIN/AEI/10.13039/501100011033 through the projects PID2020-116518GB-100 and PID2021-127840NB-100 (MCIN/AEI/FEDER, UE). The authors also acknowledge the support by the European Union's Horizon 2020 Framework Programme for Research and Innovation through the Project GrapheneCore3 under Grant Agreement No. 881603. F.P. acknowledges funding from PAIDI 2020 - European Social Fund Operational Programme 2014-2020 No. 20804. A.M. acknowledges the support of the MCIN/AEI/PTA grant, with reference PTA2020-018250-1. M.C.P. acknowledges the FPU program with reference FPU21/04904. A.P.-S. acknowledges the support from Ministerio de Ciencia, Innovación y Universidades under Grant Agreement No. FJC2020-046213-I. E.R.-G. acknowledges the support from IPN Contract No. SIP/20230362. Funding for open access charge: Universidad de Granada / CBUA.

## **Conflict of Interest**

The authors declare no conflict of interest.

# **Keywords**

ambipolarity, graphene, high-frequency, mixers, modulators, multipliers, phase shifters

Received: April 28, 2023 Revised: July 17, 2023 Published online:

- M. Saeed, P. Palacios, M.-D. Wei, E. Baskent, C. C.-Y. Fan, B. Uzlu, K. K.-T. Wang, A. Hemmetter, Z. Wang, D. Neumaier, M. C. Lemme, R. Negra, *Adv. Mater.* 2021, *34*, 2108473.
- [2] N. Norhakim, H. F. Hawari, Z. A. Burhanudin, IEEE Access 2022, 10, 17030.
- [3] R. Cheng, J. Bai, L. Liao, H. Zhou, Y. Chen, L. Liu, Y.-C. Lin, S. Jiang, Y. Huang, X. Duan, Proc. Natl. Acad. Sci. USA 2012, 109, 11588.
- [4] D.-H. Kim, B. Brar, J. A. Del Alamo, in *Electron Devices Meeting (IEDM)* 2011, IEEE International, New York City, US 2011, pp. 13–16.
- [5] Y. Wu, X. Zou, M. Sun, Z. Cao, X. Wang, S. Huo, J. Zhou, Y. Yang, X. Yu, Y. Kong, G. Yu, L. Liao, T. Chen, ACS Appl. Mater. Interfaces 2016, 8, 25645.
- [6] R. Lai, X. B. Mei, W. R. Deal, W. Yoshida, Y. M. Kim, P. H. Liu, J. Lee, J. Uyeda, V. Radisic, M. Lange, T. Gaier, L. Samoska, A. Fung, in 2007 IEEE Int. Electron Devices Meeting, IEEE, New York City, US 2007, pp. 609–611.
- [7] D. Akinwande, N. Petrone, J. Hone, *Nat. Commun.* **2014**, *5*, 5678.
- [8] A. Nathan, A. Ahnood, M. T. Cole, S. Lee, Y. Suzuki, P. Hiralal, F. Bonaccorso, T. Hasan, L. Garcia-Gancedo, A. Dyadyusha, S. Haque, P. Andrew, S. Hofmann, J. Moultrie, D. Chu, A. J. Flewitt, A. C. Ferrari, M. J. Kelly, J. Robertson, G. A. J. Amaratunga, W. I. Milne, *Proc. IEEE* **2012**, *100*, 1486.
- [9] A. C. Ferrari, F. Bonaccorso, V. Falko, K. S. Novoselov, S. Roche, P. Bøggild, S. Borini, F. Koppens, V. Palermo, N. Pugno, J. a. Garrido, R. Sordan, A. Bianco, L. Ballerini, M. Prato, E. Lidorikis, J. Kivioja, C. Marinelli, T. Ryhänen, A. Morpurgo, J. N. Coleman, V. Nicolosi, L. Colombo, A. Fert, M. Garcia-Hernandez, A. Bachtold, G. F. Schneider, F. Guinea, C. Dekker, M. Barbone, et al., *Nanoscale* **2015**, *7*, 4598.
- [10] N. Petrone, I. Meric, T. Chari, K. L. Shepard, J. Hone, IEEE J. Electron Devices Soc. 2015, 3, 44.
- [11] D. Neumaier, S. Pindl, M. C. Lemme, Nat. Mater. 2019, 18, 525.
- [12] S. K. Hong, C. S. Kim, W. S. Hwang, B. J. Cho, ACS Nano 2016, 10, 7142.
- [13] Z. Wang, Z. Zhang, L. Peng, Chin. Sci. Bull. 2012, 57, 2956.
- [14] X. Yang, K. Mohanram, Rice Univ. TREE1002 2010, 2, 1.
- [15] J. N. Ramos-Silva, A. Pacheco-Sánchez, E. Ramírez-García, D. Jiménez, IEEE Trans. Nanotechnol. 2021, 20, 474.
- [16] A. Pacheco-Sanchez, J. N. Ramos-Silva, N. Mavredakis, E. Ramírez-García, D. Jiménez, in 2022 37th Conf. Design of Circuits and Integrated Circuits, IEEE, New York City, US 2022, pp. 1–6.
- [17] X. Wang, X. Li, L. Zhang, Y. Yoon, P. K. Weber, H. Wang, J. Guo, H. Dai, *Science* 2009, 324, 768.
- [18] Y.-M. Lin, J. Appenzeller, P. Avouris, Nano Lett. 2004, 4, 947.
- [19] M. C. Lemme, T. J. Echtermeyer, M. Baus, H. Kurz, IEEE Electron Device Lett. 2007, 28, 282.
- [20] D. Nezich, T. Palacios, IEEE Electron Device Lett. 2009, 30, 547.
- [21] Z. Wang, Z. Zhang, H. Xu, L. Ding, S. Wang, L.-M. Peng, Appl. Phys. Lett. 2010, 96, 173104.
- [22] H. Wang, A. Hsu, T. Palacios, in 2010 Int. Electron Devices Meeting, IEEE, New York City, US 2010, pp. 1–4.
- [23] K. N. Parrish, D. Akinwande, Appl. Phys. Lett. 2011, 99, 97.

## **ADVANCED** SCIENCE NEWS

www.advancedsciencenews.com

- [24] M. E. Ramón, K. N. Parrish, S. F. Chowdhury, C. W. Magnuson, H. C. P. Movva, R. S. Ruoff, S. K. Banerjee, D. Akinwande, *IEEE Trans. Nanotechnol.* 2012, *11*, 877.
- [25] Y. Liang, X. Liang, Z. Zhang, W. Li, X. Huo, L. Peng, Nanoscale 2015, 7, 10954.
- [26] W. Fu, L. Feng, D. Mayer, G. Panaitov, D. Kireev, A. Offenhäusser, H.-J. Krause, Nano Lett. 2016, 16, 2295.
- [27] J. S. Moon, D. Curtis, D. Zehnder, S. Kim, D. K. Gaskill, G. G. Jernigan, R. L. Myers-Ward, C. R. Eddy, P. M. Campbell, K.-M. Lee, P. Asbeck, *IEEE Electron Device Lett.* 2011, *32*, 270.
- [28] H. Wang, A. Hsu, J. Wu, J. Kong, T. Palacios, *IEEE Electron Device Lett.* 2010, *31*, 906.
- [29] O. Habibpour, S. Cherednichenko, J. Vukusic, K. Yhland, J. Stake, IEEE Electron Device Lett. 2012, 33, 71.
- [30] O. Habibpour, J. Vukusic, J. Stake, IEEE Trans. Microwave Theory Tech. 2013, 61, 841.
- [31] M. A. Andersson, O. Habibpour, J. Vukusic, J. Stake, IEEE Trans. Microwave Theory Tech. 2012, 60, 4035.
- [32] H. Madan, M. J. Hollander, M. LaBella, R. Cavalero, D. Snyder, J. A. Robinson, S. Datta, in 2012 Int. Electron Devices Meeting, IEEE, New York City, US 2012, pp. 1–4.
- [33] H. Madan, M. J. Hollander, J. Robinson, S. Datta, ECS Trans. 2013, 53, 91.
- [34] Y. Zhang, M. A. Andersson, J. Stake, in 2016 IEEE MTT-S Int. Microwave Symp., IEEE, 2016, pp. 1–4.
- [35] M. A. Andersson, Y. Zhang, J. Stake, IEEE Trans. Microwave Theory Tech. 2017, 65, 165.
- [36] A. Hamed, M. Saeed, R. Negra, IEEE Trans. Microwave Theory Tech. 2020, 68, 2090.
- [37] X. Yang, G. Liu, M. Rostami, A. A. Balandin, K. Mohanram, IEEE Electron Device Lett. 2011, 32, 1328.
- [38] H.-Y. Chen, J. Appenzeller, Nano Lett. 2012, 12, 2067.
- [39] C. Cheng, B. Huang, X. Mao, Z. Zhang, Z. Zhang, Z. Geng, P. Xue, H. Chen, Sci. Rep. 2017, 7, 46605.
- [40] P. Peng, Z. Tian, M. Li, Z. Wang, L. Ren, Y. Fu, J. Appl. Phys. 2019, 125, 064503.
- [41] A. Hamed, O. Habibpour, M. Saeed, H. Zirath, R. Negra, IEEE Microwave Wireless Compon. Lett. 2018, 28, 347.
- [42] O. Habibpour, Z. S. He, W. Strupinski, N. Rorsman, T. Ciuk, P. Ciepielewski, H. Zirath, *IEEE Electron Device Lett.* 2016, *37*, 333.
- [43] O. Habibpour, Z. S. He, W. Strupinski, N. Rorsman, H. Zirath, Sci. Rep. 2017, 7, 41828.
- [44] X. Yang, G. Liu, A. A. Balandin, K. Mohanram, ACS Nano 2010, 4, 5532.
- [45] T. Zimmer, S. Frégonèse, IEEE Trans. Electron Devices 2015, 62, 3079.
- [46] D. Fadil, V. Passi, W. Wei, S. Ben Salk, D. Zhou, W. Strupinski, M. C. Lemme, T. Zimmer, E. Pallecchi, H. Happy, S. Fregonese, *Appl. Sci.* 2020, 10, 2183.
- [47] J. Xia, F. Chen, J. Li, N. Tao, Nat. Nanotechnol. 2009, 4, 505.
- [48] C. F. Moldovan, W. A. Vitale, P. Sharma, M. Tamagnone, J. R. Mosig, A. M. Ionescu, *Nano Lett.* **2016**, *16*, 4746.
- [49] J. Li, X. Mao, X. Gu, S. Xie, Z. Geng, H. Chen, IEEE Electron Device Lett. 2021, 42, 601.
- [50] P. Wu, D. Reis, X. S. Hu, J. Appenzeller, Nat. Electron. 2021, 4, 45.
- [51] F. Pasadas, A. Medina-Rull, P. C. F. Guerro, A. U. Pacheco-Sanchez, E. G. Marin, F. G. Ruiz, N. Rodriguez, A. Godoy, D. Jiménez, *Nano Express* 2021, 2, 036001.
- [52] Y. Wu, D. B. Farmer, W. Zhu, S.-J. Han, C. D. Dimitrakopoulos, A. A. Bol, P. Avouris, Y.-M. Lin, ACS Nano 2012, 6, 2610.
- [53] V. Passi, A. Gahoi, E. G. Marin, T. Cusati, A. Fortunelli, G. Iannaccone, G. Fiori, M. C. Lemme, Adv. Mater. Interfaces 2019, 6, 1801285.
- [54] N. Mavredakis, A. Pacheco-Sanchez, W. Wei, E. Pallecchi, H. Happy, D. Jiménez, *Microelectron. J.* 2023, 133, 105715.

- [55] F. Pasadas, W. Wei, E. Pallecchi, H. Happy, D. Jiménez, IEEE Trans. Electron Devices 2017, 64, 4715.
- [56] F. Pasadas, P. C. Feijoo, N. Mavredakis, A. Pacheco-Sanchez, F. A. Chaves, D. Jiménez, Adv. Mater. 2022, 34, 2201691.
- [57] P. Giannozzi, S. Baroni, N. Bonini, M. Calandra, R. Car, C. Cavazzoni, D. Ceresoli, G. L. Chiarotti, M. Cococcioni, I. Dabo, A. Dal Corso, S. de Gironcoli, S. Fabris, G. Fratesi, R. Gebauer, U. Gerstmann, C. Gougoussis, A. Kokalj, M. Lazzeri, L. Martin-Samos, N. Marzari, F. Mauri, R. Mazzarello, S. Paolini, A. Pasquarello, L. Paulatto, C. Sbraccia, S. Scandolo, G. Sclauzero, A. P. Seitsonen, et al., *J. Phys.: Condens. Matter* **2009**, *21*, 395502.
- [58] J. P. Perdew, K. Burke, M. Ernzerhof, Phys. Rev. Lett. 1996, 77, 3865.
- [59] G. Prandini, A. Marrazzo, I. E. Castelli, N. Mounet, N. Marzari, NPJ Comput. Mater. 2018, 4, 72.
- [60] F. Pasadas, D. Jiménez, IEEE Trans. Electron Devices 2016, 63, 2936.
- [61] F. Pasadas, D. Jiménez, *IEEE Trans. Electron Devices* **2016**, *63*, 2942.
- [62] M. Lee, C. Y. Park, D. K. Hwang, M. Kim, Y. T. Lee, *npj 2D Mater. Appl.* 2022, 6, 45.
- [63] O. Habibpour, Z. S. He, W. Strupinski, N. Rorsman, T. Ciuk, P. Ciepielewski, H. Zirath, *IEEE Microwave Wireless Compon. Lett.* 2017, 27, 168.
- [64] S. A. Maas, Microwave Mixers, Artech House, Norwood, MA 1986.
- [65] A. Hamed, M. Asad, M.-D. Wei, A. Vorobiev, J. Stake, R. Negra, *IEEE J. Microwaves* 2021, 1, 821.
- [66] C. Yu, Z. He, X. Song, X. Gao, Q. Liu, Y. Zhang, G. Yu, T. Han, C. Liu, Z. Feng, S. Cai, *IEEE Electron Device Lett.* **2021**, *42*, 268.
- [67] M. A. Andersson, O. Habibpour, J. Vukusic, J. Stake, *Electron. Lett.* 2012, 48, 861.
- [68] F. Schwierz, R. Granzner, J. Pezoldt, Nanoscale 2015, 8261.
- [69] A. Medina-Rull, F. Pasadas, E. G. Marin, A. Toral-Lopez, J. Cuesta, A. Godoy, D. Jiménez, F. G. Ruiz, D. Jimélnez, F. G. Ruiz, *IEEE Access* 2020, *8*, 209055.
- [70] Y. Tsividis, Operation and Modeling of the MOS Transistor, Oxford University Press, New York 1999.
- [71] S.-J. Han, K. A. Jenkins, A. Valdes Garcia, A. D. Franklin, A. A. Bol, W. Haensch, *Nano Lett.* **2011**, *11*, 3690.
- [72] S. Das, M. Demarteau, A. Roelofs, ACS Nano 2014, 8, 11730.
- [73] Y. F. Lin, Y. Xu, S. T. Wang, S. L. Li, M. Yamamoto, A. Aparecido-Ferreira, W. Li, H. Sun, S. Nakaharai, W. Bin Jian, K. Ueno, K. Tsukagoshi, Adv. Mater. 2014, 26, 3263.
- [74] Z.-Y. Yan, Z. Hou, F. Wu, R. Zhao, J. Yan, A. Yan, Z. Wang, K.-H. Xue, H. Liu, H. Tian, Y. Yang, T.-L. Ren, **2023**, https://doi.org/10.48550/ ARXIV.2303.06926.
- [75] P. C. Feijoo, F. Pasadas, J. M. Iglesias, M. J. Martin, R. Rengel, C. Li, W. Kim, J. Riikonen, H. Lipsanen, D. Jiménez, *Nanotechnology* **2017**, 28, 485203.
- [76] P. C. Feijoo, F. Pasadas, J. M. Iglesias, E. M. Hamham, R. Rengel, D. Jiménez, *IEEE Trans. Electron Devices* 2019, 66, 1567.
- [77] W. Wei, X. Zhou, G. Deokar, H. Kim, M. Belhaj, E. Galopin, E. Pallecchi, D. Vignaud, H. Happy, *IEEE Trans. Electron Devices* 2015, 62, 2769.
- [78] A. Pacheco-Sanchez, N. Mavredakis, P. C. Feijoo, W. Wei, E. Pallecchi, H. Happy, D. Jiménez, *IEEE Trans. Electron Devices* **2020**, *67*, 5790.
- [79] N. Mavredakis, W. Wei, E. Pallecchi, D. Vignaud, H. Happy, R. G. Cortadella, A. B. Calia, J. A. Garrido, D. Jiménez, ACS Appl. Electron. Mater. 2019, 1, 2626.
- [80] L. Anzi, A. Mansouri, P. Pedrinazzi, E. Guerriero, M. Fiocco, A. Pesquera, A. Centeno, A. Zurutuza, A. Behnam, E. A. Carrion, E. Pop, R. Sordan, 2D Mater. 2018, 5, 025014.
- [81] D. M. Pozar, Microwave Engineering, IEEE, New York City, US 4th ed., 2005.

www.small-journal.com





**Francisco Pasadas** received his Ph.D. degree in electronic engineering from Universitat Autònoma de Barcelona (UAB), Bellaterra, Spain, in 2017. From 2017 to 2021, he was a Postodoctoral Research within the Departament d'Enginyeria Electrònica at UAB, where he carried out the development of physics-based models of devices based on graphene and related materials. He is currently with the Departamento of Electronics, University of Granada (Spain). His current research interests include the modeling of flexible 2D electronic devices and the design of novel nonlinear radio-frequency applications based on emergent 2D technologies.



**Alberto Medina-Rull** received his M.S. degree in telecommunications engineering from the University of Granada, Granada, Spain, in 2020. He is currently working toward the Ph.D. degree. His research focuses on high-frequency applications with 2D-material-based devices



**Francisco G. Ruiz** received degree in telecommunication engineering from the University of Málaga, Spain, in 2002, and Ph.D. degree in physics from the University of Granada, Granada, Spain, in 2005. Since 2006, he has been with the Department of Electronics, University of Granada, where he cofounded the Pervasive Electronics Advanced Research Laboratory, in 2018. He was a Visiting Researcher with TUDelft, UCL, IMEC, and the Universität Siegen. His research interests include 2D materials-based electron devices, including RF devices and circuits, sensors, optoelectronic devices, and neuromorphic devices and circuits.



Javier Noe Ramos-Silva received his M.Sc. degree in telecommunications engineering and B.Eng. degree in electronics and telecommunications from the National Polytechnic Institute (IPN), México, in 2020 and 2018, respectively. He was a visiting researcher at Universitat Autònoma de Barcelona (UAB) in 2019, where he worked on the simulation of graphene transistors, compact modeling, and multifunctional circuit design. His main research areas are the compact modeling of CNTFETs and the design of high-frequency circuits based on nanostructured devices.





Anibal Pacheco-Sanchez received his Ph.D. degree in electrical and computer engineering from the Technische Universität Dresden, Germany in 2019 and the M.Sc. degree in telecommunications engineering and B.Eng. degree in electronics and telecommunications from the National Polytechnic Institute, Mexico, in 2011 and 2008, respectively. Since April 2019, he works as a postdoctoral researcher at Universitat Autònoma de Barcelona, Spain. His research activities embrace the characterization and modeling of emerging device technologies for high-frequency applications.



**Mari Carmen Pardo** received the B.Sc. in telecommunications engineering and the M.Sc. in electronics from the University of Granada, Granada, Spain, in 2022. She is currently working on her Ph.D. degree in the Department of Electronics. Her research interests include device modeling and RF applications of 2D-material-based electronics.



**Alejandro Toral-Lopez** received the M.S. degree in telecommunications engineering from the University of Granada, Granada, Spain, where he also obtained his Ph.D. degree in information and communication technologies. His research interests include simulation of 2D-materials-based FET devices and targeting applications that range from radio-frequency to chemical and biochemical sensing.



**Andrés Godoy** received the M.S. and Ph.D. degrees in physics from the University of Granada, Granada, Spain. He has been a professor with the Department of Electronics, University of Granada, since 2011.





**Eloy Ramírez-García** received his Ph.D. in Physics from the Université Paris-Sud (today Paris-Saclay), Orsay, France, in 2011. His research interests include passive-device-AC-design and characterization as well as active-device-DC, AC and noise characterization, and modeling for high-frequency applications. He also works in emergent-FET-based-RF-circuit design. He is currently full professor at Instituto Politécnico Nacional-México.



**David Jiménez** received his Ph.D. degree in electronics engineering from the Universitat Autònoma de Barcelona in 2000. He has been an associate professor with the Departament d'Enginyeria Electrònica, Universitat Autònoma de Barcelona, since 2004, and appointed Full Professor in 2020. His research activity is focused on compact modeling of nanoscale transistors. From October 2013 he is leading the compact modeling activities of graphene based electronic devices within the Graphene Flagship project, which gathers over 160 academic and industrial partners from 23 countries, all exploring different aspects of graphene and related materials.



**Enrique G. Marin** received his Ph.D. degree in electronics from the University of Granada, Spain, in 2014. He has worked as a visiting and postdoctoral researcher at IBM Research Zurich, Switzerland, at Cornell University, NY, USA, and at the University of Pisa, Italy. He is currently working with the Department of Electronics at the University of Granada, Spain