IEEE Copyright Notice

Copyright (c) 2020 IEEE Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

Cite as:

M. Imran, S. Pagliarini and M. Rashid, "An Area Aware Accelerator for Elliptic Curve Point Multiplication," 2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Glasgow, UK, 2020, pp. 1–4, doi: 10.1109/ICECS49266.2020.9294908.

BibTeX:

```
@INPROCEEDINGS {9294908,
author={M. {Imran} and S. {Pagliarini} and M. {Rashid}},
booktitle={2020 27th IEEE International Conference on Electronics,
Circuits and Systems (ICECS)},
title={An Area Aware Accelerator for Elliptic Curve Point
Multiplication},
year={2020},
volume={},
number={},
number={},
doi={10.1109/ICECS49266.2020.9294908}}
```

An Area Aware Accelerator for Elliptic Curve Point Multiplication

Malik Imran
Dept. of Computer Systems
Tallinn University of Technology (TalTech)
Tallinn, Estonia
malik.imran@taltech.ee

Samuel Pagliarini
Dept. of Computer Systems
Tallinn University of Technology (TalTech)
Tallinn, Estonia
samuel.pagliarini@taltech.ee

Muhammad Rashid

Dept. of Computer Engineering

Umm Al-Qurah University (UQU)

Makkah, Saudi Arabia

mfelahi@uqu.edu.sa

Abstract—This work presents a hardware accelerator, for the optimization of latency and area at the same time, to improve the performance of point multiplication process in Elliptic Curve Cryptography. In order to reduce the overall computation time in the proposed 2-stage pipelined architecture, a rescheduling of point addition and point doubling instructions is performed along with an efficient use of required memory locations. Furthermore, a 41-bit multiplier is also proposed. Consequently, the FPGA and ASIC implementation results have been provided. The performance comparison with state-of-the-art implementations, in terms of latency and area, proves the significance of the proposed accelerator.

Keywords—elliptic curve cryptography, point multiplication, Montgomery algorithm, FPGA, ASIC

I. INTRODUCTION

The main advantages of Elliptic Curve Cryptography (ECC), as compared to the commonplace RSA algorithm, are shorter key lengths, lesser power consumption, and lower hardware cost for an equivalent security [1]–[2]. Therefore, the ECC is implemented frequently in software or hardware [3]. While the software implementation is convenient and flexible, hardware-based solutions display higher throughputs and low latency [4]–[16]. However, low-latency hardware solutions typically demand precious hardware resources; architectures providing low latency and small area are challenging to devise.

The most important operation in ECC is the point multiplication (PM) [2]. Two types of fields are generally utilized to implement PM: the prime field, i.e., GF(p) and the binary extension field, i.e., $GF(2^m)$. For each of the aforementioned fields, the National Institute of Standards and Technology (NIST) provides various recommendations [17]. Furthermore, implementations can adopt affine or projective coordinates [5]. Another important issue in ECC is to choose between polynomial and normal basis [10]. The binary field is generally preferred over the primary filed for hardware implementations [4, 5], while projective coordinates are more suitable than the general affine coordinates to attain effective latency/area architectures [3]. Similarly, the normal basis is valuable where recurrent squarings have to be computed, while the polynomial basis is

more convenient where frequent multiplications are involved [2]. Consequently, in this paper, we have selected the binary field along with projective coordinates to achieve latency/area goals, whereas the polynomial basis has been selected to execute the finite field (FF) multiplications efficiently.

In order to minimize the latency of ECC, different FF multipliers have been implemented. However, the three most frequently used multipliers are: digit level multipliers [4–8, 12, 15, 16], bit parallel multipliers [3, 9] and parallel Karatsuba multiplier [10, 11, 13, 14]. For each FF multiplication, digit level multipliers require D=m/n cycles, where 'D' determines the total number of digits, 'm' defines the length of key and 'n' is the digit size. There are two possibilities to implement the digit level multipliers, either by using the digit serial [4-8], or digit parallel multiplier [12, 16]. Digit serial multipliers require 'D' clock cycles for one FF multiplication, while digit parallel multipliers utilize one clock cycle for one FF multiplication, albeit with the higher requirements of required resources [12]. For both digit serial and digit parallel multipliers, larger digit sizes reduce the number of clock cycles while smaller digit sizes reduce the critical path [12, 15]. Apart from the FF multipliers, additional techniques related to the latency optimizations are pipelining [4, 5, 10, 12, 16] and instruction level parallelism [7].

Several techniques have been adopted to reduce the hardware resources: the execution of Itoh Tsujii inversion algorithm by sharing the hardware resources of squarer and multiplier components [7, 9, 12, 16], the use of fewer temporary storage elements to keep the intermediate results during the computation of PM [12, 14, 16], the use of a single FF adder, multiplier and squarer components in the arithmetic and logic unit (ALU) of the crypto processor [12] and the use of digit serial multipliers [4–8].

In this paper, we propose an area aware latency optimized hardware accelerator architecture with m=163, 233, 283, 409 and 571 for the PM computation of ECC. To reduce the latency, we have performed, (a) an exploration for different stages of pipelining, and (b) an efficient rescheduling of PM instructions. Similarly, towards area reduction, we have proposed: (a) an efficient use of required memory locations,

and (b) a digit parallel least significant digit level (DP-LSD) multiplier, with the digit size of 41 bits.

II. POINT MULTIPLICATION ON ECC OVER GF(2^M)

For $GF(2^m)$, a Lopez Dahab projective form of elliptic curve is described as a set of points P(X:Y:Z) satisfying the following:

$$E: Y^2 + XYZ = X^3 Z + aX^2 Z^2 + bZ^4$$
 (1)

In (1), the terms 'X', 'Y' and 'Z' are the Lopez Dahab projective components of initial point P(X:Y:Z) where $Z\neq 0$, 'a' and 'b' are the curve constants, with $b\neq 0$. Then, PM is the addition of 'k' copies of 'P' where 'P' is an initial point with 'x' and 'y' coordinates, 'k' is an integer (equal to the size of field) and 'Q' is a final point on the elliptic curve. Due to its simplicity, several algorithms are available for the computation of PM. We have selected the Montgomery algorithm [18], which consists of three steps for the computation of PM. A scalar multiplier 'k' and an initial point 'P' with its coordinates (x_p, y_p) are the inputs. The coordinates (x_q, y_q) of the final point 'Q' are the outputs. Step one in Montgomery algorithm ensures the conversion from affine to Lopez Dahab projective form, whereas step two calculates point addition (PA) and point doubling (PD) considering the inspected value of the scalar multiplier k_i . At the end, step three (reconversion) reverts the Lopez Dahab projective to affine conversion.

III. ARCHITECTURE OF PROPOSED ACCELERATOR

The proposed 2-stage pipelined accelerator architecture is composed of a register file (RF), an arithmetic and logic unit (ALU), pipeline registers and an FSM-based control unit (CU), as presented in Fig. 1. The parameters for the architecture have been chosen from NIST [17].

The register file contains an '8×m' array, as illustrated in Fig. 1. In this paper, 'm' is the ECC key length, i.e., 163, 233, 283, 409 and 571. The purpose of RF is to keep intermediate results of the Montgomery algorithm. The multiplexers M1 (8×1) and M2 (8×1) are used to fetch the operands from RF to the ALU while a single de-multiplexer Dmux (1×8) updates the contents of the RF by using the $Mplex_out$ signal.

The ALU of the proposed hardware accelerator contains an adder and a multiplier. Input to both operators are two 'm' bit polynomials A(x) and B(x), where A(x) is an output of routing multiplexer M3 while B(x) comes from the RF. Each operator produces a single output polynomial, i.e., $A_out(x)$ or $M_out(x)$. Both outputs go through M4 for write back on the RF. In order to compute the addition of polynomials A(x) and B(x), bitwise exclusive-OR gates have been utilized.

Proposed multiplier: A DP-LSD multiplier with a digit size of 41 bits is utilized. The digits with 'd=41' bits of input polynomial B(x) are created (B1-B14) by generating simple partial products. Parallel execution of each created digit (B1-B14) for the polynomial multiplication is then performed with the input polynomial A(x). For the computation of finite field multiplication over $GF(2^{571})$, a total of 14 digits are required. Out of these 14 digits, (B1-B13) are 41 bits wide, whereas the remaining digit (B14) is 38 bits wide. The parallel




Fig. 1: Proposed hardware accelerator architecture

multiplication of each 'BI-BI4' digit with an 'm' bit polynomial A(x) results 'd+m-1' bits of polynomials.

We have provided identical inputs to the DP-LSD multiplier for the computation of FF squaring. Both multiplication and squaring produce resultant polynomial of degree almost ' $2 \times m-1$ ' bits. Consequently, reduction is essential to execute after each FF multiplication and squaring. For this purpose, NIST reduction algorithms over $GF(2^{163})$ to $GF(2^{571})$ are implemented as described in [3]. Finally, to perform inversion over $GF(2^m)$, a square Itoh Tsujii algorithm [19] is implemented by repeatedly squaring along with FF multiplication operation, using only the multiplier unit.

For each PA and PD computation, Montgomery algorithm requires a total of 14 instructions ($inst_1$ to $inst_{14}$), as shown in column 2 of Table I. Out of these 14 instructions, seven instructions are for PA ($inst_1$ to $inst_7$) and remaining instructions are for PD. However, in its presented form, the algorithm can present read after write (RAW) hazards (see column 3 of Table I). In order to reduce RAW hazards, we reschedule the instructions by considering the following:

- Parallel execution of PA and PD instructions for PM computation. For example, *inst*₃ cannot be read until the result of *inst*₂ is available, resulting in one cycle delay. We have instead scheduled *inst*₁₁ when *inst*₂ is in the write back stage. In the next cycle, *inst*₃ is scheduled when *inst*₁₁ is in the write back stage.
- Efficient replacement of temporary storage elements 'T₁' for PA instructions and 'T₂' for PD instructions. This results in decrease of one clock cycle for one PA and PD computation. Therefore, for 'm' bit key length, m number of clock cycles are reduced.

The rescheduled instructions for non-pipelined case (read - [R], execute - [E], write back - [W]) are presented in column 4 of Table I, resulting in a single RAW hazard, shown in column 5. The corresponding sequences carried out in 2- and 3-stage pipelining architectures are shown in the right hand side of Table I. For each PA and PD computation, the last instruction for non-pipelined, 2-stage, and 3-stage pipelined cases are written back in 14, 16 and 22 clock cycles, respectively. Moreover, moving from 2- to 3-stage brings only a slight increase in clock frequency that is not beneficial.

TABLE I. Proposed Instruction Scheduling using Single Finite Field Adder and Multiplier Unit

	0::1:4		Proposed rescheduling		Status of proposed rescheduled instructions (insti) in pipelining				
CC Original instructions for PA and PD		RAW	(for non-pipelined)	RAW	(for 2-stage pipelined)		(for 3-stage pipelined)		
	IOT TA and TD		inst _i [R, E, WB]		inst _i [R]	inst _i [E, WB]	inst _i [R]	inst _i [E]	inst _i [WB]
1	$inst_1 \rightarrow Z_1 = X_2 \times Z_1$	_	$inst_1 \rightarrow Z_1 = X_2 \times Z_1$	_	inst ₁ [R]	-	inst ₁ [R]	_	_
2	$inst_2 \rightarrow X_1 = X_1 \times Z_2$	_	$inst_2 \rightarrow X_1 = X_1 \times Z_2$	-	inst ₂ [R]	inst ₁ [E, WB]	inst ₂ [R]	inst ₁ [E]	_
3	$inst_3 \rightarrow T = X_1 + Z_1$	X_I	$inst_{11} \rightarrow X_2 = X_2 \times X_2$	_	inst ₁₁ [R]	inst ₂ [E, WB]	inst ₁₁ [R]	inst ₂ [E]	inst ₁ [WB]
4	$inst_4 \rightarrow X_1 = X_1 \times Z_1$	_	$inst_3 \rightarrow T_1 = X_1 + Z_1$	_	inst ₃ [R]	inst ₁₁ [E, WB]	_	inst ₁₁ [E]	inst ₂ [WB]
5	$inst_5 \rightarrow Z_1 = T \times T$	_	$inst_4 \rightarrow X_1 = X_1 \times Z_1$	_	inst ₄ [R]	inst ₃ [E, WB]	inst ₃ [R]	-	inst ₁₁ [WB]
6	$inst_6 \rightarrow T = x_p \times Z_1$	Z_{l}	$inst_5 \rightarrow Z_1 = T_1 \times T_1$	_	inst ₅ [R]	inst ₄ [E, WB]	inst ₄ [R]	inst ₃ [E]	_
7	$inst_7 \rightarrow X_1 = X_1 + T$	T	$inst_8 \rightarrow Z_2 = Z_2 \times Z_2$	_	inst ₈ [R]	inst ₅ [E, WB]	_	inst ₄ [E]	inst ₃ [WB]
8	$inst_8 \rightarrow Z_2 = Z_2 \times Z_2$	_	$inst_6 \rightarrow T_1 = x_p \times Z_1$	_	inst ₆ [R]	inst ₈ [E, WB]	inst ₅ [R]	_	inst ₄ [WB]
9	$inst_9 \rightarrow T = Z_2 \times Z_2$	Z_2	$inst_9 \rightarrow T_2 = Z_2 \times Z_2$	_	inst ₉ [R]	inst ₆ [E, WB]	inst ₈ [R]	inst ₅ [E]	_
10	$inst_{10} \rightarrow T = b \times T$	T	$inst_7 \rightarrow X_1 = X_1 + T_1$	_	inst ₇ [R]	inst ₉ [E, WB]	_	inst ₈ [E]	inst ₅ [WB]
11	$inst_{11} \rightarrow X_2 = X_2 \times X_2$	_	$inst_{10} \rightarrow T_2 = b \times T_2$	-	inst ₁₀ [R]	inst ₇ [E, WB]	inst ₆ [R]	-	inst ₈ [WB]
12	$inst_{12} \rightarrow Z_2 = X_2 \times Z_2$	X_2	$inst_{12} \rightarrow Z_2 = X_2 \times Z_2$	_	inst ₁₂ [R]	inst ₁₀ [E, WB]	inst ₉ [R]	inst ₆ [E]	_
13	$inst_{13} \rightarrow X_2 = X_2 \times X_2$	_	$inst_{13} \rightarrow X_2 = X_2 \times X_2$	_	inst ₁₃ [R]	inst ₁₂ [E, WB]	_	inst ₉ [E]	inst ₆ [WB]
14	$inst_{14} \rightarrow X_2 = X_2 + T$	X_2	$inst_{14} \rightarrow X_2 = X_2 + T_2$	X_2	_	inst ₁₃ [E, WB]	inst ₇ [R]	_	inst ₉ [WB]
15	-	_	_	_	inst ₁₄ [R]	_	$inst_{10}$ [R]	inst ₇ [E]	_
16	_	_	_	_	_	inst ₁₄ [E, WB]	inst ₁₂ [R]	inst ₁₀ [E]	inst ₇ [WB]
17	_	_	-	_	_	_	inst ₁₃ [R]	inst ₁₂ [E]	inst ₁₀ [WB]
18	-	_	_	_	_	_	_	inst ₁₃ [E]	inst ₁₂ [WB]
19	_	_	_	_	_	_	_	_	inst ₁₃ [WB]
20	_	_	_	_	_	_	inst ₁₄ [R]	_	_
21	_	_	-	_	_	_	_	inst ₁₄ [E]	_
22	_	-	_	-	_	_	_	_	$inst_{14}$ [WB]

Consequently, in the remainder of this paper, we discuss only 2-stage pipeline case.

The proposed hardware accelerator also contains an FSM-based control unit. In order to implement Montgomery algorithm, step one requires only 6 clock cycles. The proposed rescheduling of PA and PD requires a total of 33 cycles. Out of these 33 cycles, 32 cycles are required for the computation of PA and PD instructions, while the remaining cycle is required to inspect the key bit. Finally, the reconversion step requires two FF inversions (Inv) for an additional 34 cycles. Clock cycles for each Inv operation are computed by implementing m-I times repeated squares followed with 9 (for I63), 10 (for I63), 10 (for I63), 10 (for I63), 11 (for I63), 10 (for I63), 10 (for I63), 11 (for I63), 12 (for I63), 13 (for I63), 14 (for I63), 15 (for I63), 16 (for I63), 17 (for I63), 18 (for I63), 19 (for I63), 19 (for I63), 10 (for I63), 10 (for I63), 10 (for I63), 11 (for I63), 12 (for I63), 13 (for I63), 14 (for I63), 15 (for I63), 16 (for I63), 17 (for I63), 18 (for I63), 19 (for I63), 10 (for I63), 10 (for I63), 10 (for I63), 10 (for I63), 11 (for I63), 12 (for I63), 13 (for I63), 14 (for I63), 15 (for I63), 16 (for I63), 17 (for I63), 19 (for I63), 19 (for I63), 10 (for I63),

IV. RESULTS AND COMPARISONS

This section describes the implementation results for the proposed accelerator on ASIC and FPGA platforms. We have created a Verilog HDL model for each field size over $GF(2^{163})$ to $GF(2^{57l})$. The HDL models are then synthesized for XC7VX690T FPGA. For ASIC results, the HDL model for $GF(2^{57l})$ is synthesized targeting a 16nm FinFET technology, using Cadence Genus and a commercial library. Synthesis results on ASIC and FPGA are given in Table II and Table III, respectively. The numerical figures of achieved latency for the proposed hardware accelerator on both FPGA and ASIC are $36.26\mu s$ and $5.55\mu s$ over $GF(2^{57l})$ respectively. Consequently, and as expected, the ECC computation in the ASIC implementation takes 6.53 times less time than in the FPGA implementation. The achieved frequency is 2.2GHz

Figure-of-Merit (FoM): To evaluate the performance of our accelerator and to perform a fair comparison with recent state-of-the-art solutions, we have defined a FoM that captures both latency and area (slices) characteristics at the same time. Latency is the time required for the computation of one PM $(k.P \text{ in } \mu s)$ and is calculated by ratio of clock cycles to clock frequency. Therefore, the defined FoM is calculated by using ratio of 1 over latency times slices as given in Fig. 2.

Comparison using the individual latency and area: As far as only the latency is concerned, the proposed accelerator over $GF(2^{163})$ to $GF(2^{283})$ is 8%, 10% and 15% faster than [12]. For $GF(2^{163})$ to $GF(2^{571})$, this work provides 6%, 11%, 17%, 16% and 38% speedup with respect to [15]. As compared to [16] this work shows 66% improvement in latency for $GF(2^{163})$, while over $GF(2^{233})$ the solution described in [16] is 25% faster than the proposed accelerator. Finally, for $GF(2^{163})$ to $GF(2^{571})$, the latency achieved in [9] is 75%, 72%, 67%, 66% and 49% better than the proposed one.

On the other hand, when considering only the area for comparison, the work in [12] over $GF(2^{163})$ to $GF(2^{283})$ utilizes 69%, 40% and 50% more FPGA slices than this work. As compared to [15] over $GF(2^{163})$, the proposed accelerator consumes 4% more hardware slices while for the remaining field sizes, i.e., $GF(2^{283})$ to $GF(2^{571})$, the proposed accelerator utilizes 23%, 30%, 52% and 65% less slices. While the work in [9] shows better results in terms of latency for $GF(2^{163})$ to $GF(2^{571})$, the proposed accelerator utilizes 59%, 64%, 67%, 73% and 78% lower FPGA slices than [9]. Finally, as compared to [16], the proposed accelerator consumes 51% and 64% lower slices over $GF(2^{163})$ and $GF(2^{233})$.

Comparison using the defined FoM: As compared to [12], the proposed accelerator achieves 36%, 65% and 57%

TABLE II.	RESULTS ON 16NM ASIC OVER GE(2	571 _\

Clk	Fq. (MHz)	Inst	Area (μm²)	Latency (μs)	Power (nW)		
Prd. (ps)					Lkg	Dyn	
450	2220	34281	22441	5.55	39039	30529403	

Clk Prd: Clock Period, Inst: Instances, Lkg: leakage, Dyn: Dynamic

TABLE III.	RESULTS AND COMPARISON ON VIRTEX-7 FPGA

TABLE III.		RESULTS AND COMPARISON ON VIRTEX-/ FF OF				
Ref year	m	Slices	LUTs	FFs	Fq. (MHz)	Latency (μs)
[12]	163	2207	9965	1981	369	10.73
[12] 2019	233	5120	18953	2764	357	15.78
2019	283	5207	20202	3210	337	20.32
	163	3670	_	_	_	2.50
FO1	233	5616	_	_	_	4.09
[9] 2018	283	7738	_	_	_	5.81
2018	409	12290	_	_	_	9.50
	571	20291	_	_	_	18.51
[16]	163	3107	10955	1968	351	28.53
2018	233	5674	19753	2764	343	10.73
	163	1476	4721	1886	397	10.51
F1.57	233	2647	7895	2832	370	16.01
[15] 2015	283	3728	11593	3973	345	20.96
2013	409	6888	20881	6038	316	32.72
	571	12965	38547	10066	250	57.61
	163	1529	4162	1832	383	9.91
This	233	2048	6407	2524	379	14.25
work	283	2623	6753	3018	377	17.42
WUIK	409	3373	10083	4229	342	27.64
	571	4560	12691	5871	340	36.26




Fig. 2: Results of 1/latency×area for different key lengths

higher FoM values over $GF(2^{163})$ to $GF(2^{283})$. Similarly, for $GF(2^{163})$ to $GF(2^{571})$, the proposed accelerator provides 3%, 32%, 42%, 59% and 78% higher FoM values as compared to [15]. For $GF(2^{163})$ to $GF(2^{233})$, the proposed accelerator obtains 83% and 52% higher FoM values as compared to [16]. As compared to [9] over $GF(2^{163})$ to $GF(2^{283})$, the proposed accelerator achieves 39%, 21% and 2% lower values while for the remaining field sizes, i.e., $GF(2^{409})$ to $GF(2^{571})$, it achieves 20% and 56% higher values as compared to [9]. These results strongly suggest that our accelerator is better suited for longer key lengths.

V. CONCLUSIONS

This paper has presented an efficient 2-stage pipelined accelerator, in terms of latency and area, over $GF(2^{163})$ to $GF(2^{571})$. The accelerator uses an LSD based multiplier with digit size of 41 bits to execute FF multiplication in one clock cycle. Moreover, the pipeline registers are efficiently placed at the input of ALU to shorten the critical path(s). Furthermore, an efficient rescheduling of PA and PD computations is presented. Finally, the proposed accelerator provides a best-inclass figure-of-merit of 6 (for m=571) as compared to state-of-

the-art FPGA implementations. Our ASIC implementation pushes the performance envelope further, as it displays a speedup of 6.53 as compared to the same FPGA implementation.

ACKNOWLEDGEMENTS

This work was supported by the European Regional Development Fund and the European Social Fund in the context of the project "ICT programme".

REFERENCES

- N. Koblitz, "Elliptic curve cryptosystems," Mathematics of Communication, vol. 48, pp. 203–209,1987.
- [2] M. Rashid, et al., "Flexible architectures for cryptographic algorithms—A Systematic Literature Review, J. of Circuits, Systems and Computers, vol. 28, 2019.
- [3] D. Hankerson, A. Menezes, and S. Vanstone, "Guide to elliptic curve cryptography," New York: Springer-Verlag, 2004.
- [4] W. Chelton and M. Benaissa, "Fast elliptic curve cryptography on FPGA," IEEE Trans. on VLSI System., vol. 16, pp. 198–205, 2008.
- [5] Z. Khan and M. Benaissa, "High speed and low latency ECC processor implementation over GF(2^m) on FPGA," *IEEE Trans. on VLSI Systems*, vol. 25, pp. 165–176, 2017.
- [6] B. Ansari and M. Hasan, "High-performance architecture of elliptic curve scalar multiplication," *IEEE Trans. on Computers.*, vol. 57, pp. 1443–1453, 2008.
- [7] Y. Zhang et al., "A high performance ECC hardware implementation with instruction-level parallelism over GF(2¹⁶³)," *Microprocessor and Microsystems.*, vol. 34, pp. 228–236, 2010.
- [8] G. Sutter, J. Deschamps, and J. Imana, "Efficient elliptic curve point multiplication using digit serial binary field operations," *IEEE Trans on Industrial Electronics.*, vol. 60, pp. 217–225, 2013.
- [9] L. Li and S. Li, "High-performance pipelined architecture of point multiplication on koblitz curves," *IEEE Trans. on Circuits and Systems-II*, vol. 65, pp. 1723–1727, 2018.
- [10] R. Salarifard, S. Bayat-Sarmadi and H. Mosanaei-Boorani, "A low-latency and low-complexity point-multiplication in ECC," *IEEE Trans on Circuits and Systems-I*, vol. 65, pp. 2869–2877, 2018.
- [11] S. Roy, C. Rebeiro, and D. Mukhopadhyay, "Theoretical modeling of elliptic curve scalar multiplier on LUT-based FPGAs for area and speed," *IEEE Trans on VLSI System.*, vol. 21, pp. 901–909, 2013.
- [12] M. Imran et al., "Throughput/area optimised pipelined architecture for elliptic curve crypto processor," *IET Computers and Digital Techniques*, vol. 13, pp. 361–368, 2019.
- [13] G. Sutter, J. Deschamps, and J. Imana, "Efficient elliptic curve point multiplication using digit serial binary field operations," *IEEE Trans. on Industrial Electronics.*, vol. 60, pp. 217–225, 2013.
- [14] M. Imran, M. Kashif and M. Rashid "Hardware design and implementation of scalar multiplication in elliptic curve cryptography (ECC) over GF(2¹⁶³) on FPGA," *IEEE Int. Conf. on Information and Communication Technologies (ICICT)*, 2015, pp. 1–4.
- [15] Z. Khan and M. Benaissa, "Throughput/area-efficient ECC processor using Montgomery point multiplication on FPGA," *IEEE Trans. on Circuits and Systems-II.*, vol. 62, pp. 1078–1082, 2015.
- [16] M. Imran et al., "ACryp-Proc: flexible asymmetric crypto processor for point multiplication," *IEEE Access*, vol. 6, pp. 22778–22793, 2018.
- [17] NIST recommended elliptic curves for federal government use, July 1999. http://csrc.nist.gov/CryptoToolkit/dss/ecdsa/NISTReCur.pdf.
- [18] P. L. Montgomery, "Speeding the pollard and elliptic curve methods of factorization," *Math. of Computation*, vol. 48, pp. 243–264, 1987.
- [19] T. Itoh and S. Tsujii, "A fast algorithm for computing multiplicative inverses in GF(2m) using normal bases," J. of Information and Computation, vol. 78, pp 171–177.