

## Class-D amplifier

Citation for published version (APA):

Horck, van, F. B. M., & Duarte, J. L. (2006). Class-D amplifier. (Patent No. WO2006109245).

#### Document status and date:

Published: 19/10/2006

#### Document Version:

Publisher's PDF, also known as Version of Record (includes final page, issue and volume numbers)

#### Please check the document version of this publication:

- A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.
- The final author version and the galley proof are versions of the publication after peer review.
- The final published version features the final layout of the paper including the volume, issue and page numbers.

Link to publication

#### General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- · Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
  You may freely distribute the URL identifying the publication in the public portal.

If the publication is distributed under the terms of Article 25fa of the Dutch Copyright Act, indicated by the "Taverne" license above, please follow below link for the End User Agreement:

www.tue.nl/taverne

#### Take down policy

If you believe that this document breaches copyright please contact us at:

openaccess@tue.nl

providing details and we will investigate your claim.

Download date: 16. Nov. 2023

## (19) World Intellectual Property Organization

International Bureau



# ) | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1

(43) International Publication Date 19 October 2006 (19.10.2006)

PCT

# (10) International Publication Number WO 2006/109245 A1

- (51) International Patent Classification: *H03F 3/217* (2006.01)
- (21) International Application Number:

PCT/IB2006/051107

- (22) International Filing Date: 11 April 2006 (11.04.2006)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:

05103027.8

15 April 2005 (15.04.2005) EF

- (71) Applicant (for all designated States except US): KONIN-KLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): VAN HORCK, Franciscus, B., M. [NL/NL]; C/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). DUARTE, Jorge, L. [NL/NL]; C/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (74) Agents: ROLFES, Johannes, G., A. et al.; Prof. Holst-laan 6, NL-5656 AA Eindhoven (NL).


- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### **Published:**

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: CLASS-D AMPLIFIER



(57) Abstract: The present invention relates to a closed loop class-D amplifier. The amplifier comprises a feedback arrangement with a low frequency path and a high frequency path. The high frequency path is used to obtain a self-oscillating condition in the amplifier and may contain passive components. The low frequency path comprises a low pass filter and a waveform correction circuit that reduces the amplifier distortion. Since the waveform correction circuit is applied in a low frequency path, the waveform correction unit may be realized using e.g. operational amplifiers that need not be rated for high frequencies. This allows a class-D amplifier to be realized with improved distortion and at a low cost.

Class-D amplifier

#### FIELD OF THE INVENTION

The present invention relates to a closed loop class-D amplifier for amplifying an electric input signal, the amplifier comprising: a switching block, arranged to generate a block wave signal by alternately switching the block wave signal between first and second states, a low pass filter, arranged to filter the block wave signal to generate an output signal, and a control circuit, receiving the input signal and a feedback signal, which depends on the output signal, and providing a control signal to the switching block, the control signal depending on the feedback signal and the input signal.

#### 10 BACKGROUND OF THE INVENTION

Such an amplifier is described e.g. in WO 03/090343, A2. This arrangement uses a feedback arrangement that provides a self-oscillating function. An amplifier of this kind is very efficient in terms of energy consumption. However the distortion may be too high for some demanding applications.

15

20

25

5

#### SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide a class-D amplifier of the initially indicated type with improved distortion characteristics.

This object is achieved by an amplifier defined as in claim 1.

More specifically, the control circuit of the amplifier then comprises a high frequency feedback path and a low frequency feedback path, the high feedback frequency path comprising passive components, and the low feedback frequency path comprising a low-pass filter and waveform correction means.

This allows the use of active but yet inexpensive components in the low frequency path. The amplifier can therefore provide improved distortion at low cost.

The amplifier may be designed as a full bridge amplifier.

In a preferred embodiment, the high frequency path may comprise passive components only. Then the amplifier may be designed at a comparatively low cost.

10

15

25

30

The waveform correction means may comprise one or more active elements, such as an operational amplifier. The waveform correction means may for example comprise a differential amplifier, generating a correction signal that corresponds to the difference between the input signal and a fraction of the output signal, and a summing circuit adding the correction signal and the input signal. Such an arrangement may provide substantially improved (reduced) harmonic distortion.

It is also possible to use more than two feedback paths, the feedback paths operating in different frequency bands.

These and other aspects of the invention will be apparent from and elucidated with reference to the embodiments described hereinafter.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 illustrates a block diagram of a closed loop class-D amplifier.

Fig. 2a illustrates a schematic embodiment of the amplifier in Fig. 1.

Fig. 2b illustrates a full bridge class-D amplifier configuration.

Fig. 3 illustrates a block diagram of a class-D amplifier according to an embodiment of the invention.

Fig. 4 illustrates a detailed embodiment of the invention.

#### 20 DESCRIPTION OF PREFERRED EMBODIMENTS

amplifier 1 receives an input signal  $v_{in}$  and generates an amplified output signal  $v_{out}$ . The output signal is generated by letting a switching block 2 produce a block wave signal, alternating between first and second states, such as the supply voltages  $V^+$  and  $V^-$ , (e.g.  $V^+$ =+60 V and  $V^-$ =-60 V). The block wave signal is filtered by a low-pass filter 3 to generate the output signal  $v_{out}$ . The instantaneous amplitude of the output signal depends on the pulse ratio of the block wave signal. A control circuit 4 controls the switching block 2 in order to produce an output signal  $v_{out}$  that is an amplified version of the input signal  $v_{in}$ .

Fig. 1 illustrates a block diagram of a closed loop class-D amplifier. The

In this closed loop configuration, the control circuit receives a feedback signal, and the input signal  $v_{\text{in}}$ . This configuration is suitable for high power applications, e.g. 150 W.

In contrast, an open loop configuration, mostly used in low power applications, does not need a feedback loop. Instead, the input signal and a constant

frequency saw tooth or triangle wave signal is compared with the input signal, and the output of the comparator is used to control the switching block.

A closed loop configuration may use a hysteres function as described in US 6107875. As an alternative a configuration using self-oscillation without hysteres effect may be used as disclosed in WO, A2, 03/090343.

Fig. 2a illustrates a schematic embodiment of the amplifier in Fig. 1. The low-pass filter 3 may consist of a capacitor 5 and an inductor 6. The capacitor 5 and the inductor 6 should have such values, that the filter blocks the block wave switching frequency. The control circuit 4 may comprise a feedback network 7 and a comparator 8.

The comparator 8 may have a two complementary outputs, as illustrated, each controlling one switch of a switching block 2. The switches may preferably be MOSFET switches. One switch is connected to a first supply voltage V<sup>+</sup> and the other to a second supply voltage V<sup>-</sup>. The switches are further connected to each other at a connection point that constitutes the output of the switching block. Since the switches are controlled in a complementary fashion, one of the switches will always be active while the other is blocked. Therefore, the switching block will output either V<sup>+</sup> or V<sup>-</sup>. A self-oscillating condition may be obtained by providing a sufficient phase shift and delay with the feedback network 7 as is known by the skilled person.

The switching frequency f<sub>sw</sub> of such a class-D amplifier may be defined as:

20

25

30

15

5

10

$$f_{sw} = f_{sw0} \left( 1 - M^2 \right)$$

where  $f_{sw0}$  is the switching frequency near a signal zero-crossing (e.g. 400-500 kHz), and M is the modulation index, i.e. the ratio between the output peak voltage and the supply voltage.

Fig. 2b illustrates a full-bridge configuration corresponding to the embodiment in Fig. 2a. This configuration uses only one supply voltage  $V^+$ . Instead, two sets of switching blocks 2', 2" are used. The comparator 8 controls these switching blocks in a complementary fashion, such that, in a first switching state, the output of the first switching block 2' is connected to earth and the output of the second switching block 2" is connected to  $V^+$ , whereas, in a second switching state, the output of the second switching block 2" is connected to earth and the output of the first switching block 2' is connected to  $V^+$ . Each switching block 2', 2" has a low-pass filter 3', 3", respectively, and a load 10 is connected between the outputs of these filters. The feedback network 7' may be common to the switching blocks.

10

15

20

25

30

Fig. 3 illustrates a block diagram of a class-D amplifier according to an embodiment of the invention. This configuration is directed towards providing a class-D amplifier with improved waveform correction resulting in reduced harmonic distortion. To this end, the feedback configuration has an inner high frequency path, comprising blocks B and C, and an outer low-frequency path, comprising blocks D and E. The configuration further comprises a negated output comparator 8'.

The inner feedback path B, C may comprise passive components only. Preferably resistors and capacitors are used, but in principle also inductors are feasible. This path should be configured to provide self-oscillation, in combination with the comparator 8', the switching block, and the low pass filter 3. As is known to the skilled person, such oscillations may be obtained by providing a feedback loop with a sufficient phase shift and delay. The frequency of this oscillation should preferably be at least approximately ten times higher than the highest possible input signal frequency. Thus, when no input signal is provided, the inner feedback path generates an oscillation with zero average voltage at a frequency that is blocked by the amplifier output filter 3. By applying an input signal at a first summing point 9, the average voltage will rise or fall in such a way that a corresponding, but amplified, output signal is outputted from the filter 3.

The outer low-frequency path comprises a filter block D and an active block E. The filter block D constitutes a low pass filter and provides a filtered low-frequency signal to the active block E. The active block E also receives the input signal  $v_{in}$ , and generates a correction signal  $v_{c}$ , which is fed to a second summing point 11. The correction signal can have any polarity, and corresponds to an error induced by the amplifier, i.e. a difference between the input signal and the output signal when the amplifier gain is disregarded. The correction signal can therefore be used to compensate for any non-ideal properties of the amplifier. At the second summing point 11, the input signal  $v_{in}$  is added with  $v_{c}$ , and the sum is used as an input signal to the self-oscillating arrangement at the first summing point 9. Since only signals well below the switching frequency is fed to the active block E, this block may comprise more complex active components such as operational amplifiers, without causing high production cost, since the operational amplifiers need not to handle high frequencies.

Of course, other block layouts with separated high frequency and low frequency feedback paths are feasible. In its most general form, the invention can be expressed as providing in the feedback arrangement of a closed loop class-D amplifier an additional low-pass filter and a waveform correction arrangement operating on a signal

10

15

20

25

30

outputted from this low-pass filter. This may reduce the overall distortion of the amplifier without adding much cost, since the waveform correction arrangement may be designed with inexpensive low frequency components. Of course, such an arrangement may be designed in many different ways.

Fig. 4 illustrates a detailed embodiment of the invention. The class-D amplifier then comprises a low-pass output filter 3 comprising inductor L1 and capacitor C1. This filter receives a block wave signal outputted from the switching block 2, which is controlled by a negated output comparator 8. The output signal  $v_{out}$  is fed back to the comparator 8 input via a network 12, comprising resistors R2, R3, R4, R5, capacitors C2 and C3, and a time delay element X1. The network 12 corresponds to blocks B and C as well as the summing point 9 in Fig. 3.

The output signal  $v_{out}$  is also fed to a voltage divider and filter network 13, comprising resistors R7, R11 and R17 as well as the capacitor C4. The resistors R11 and R17 constitute a voltage divider, outputting a predetermined fraction of the output signal  $v_{out}$ , and Resistor R7 and capacitor C4 constitute a low-pass filter, which filters the divided signal.

The signal outputted from the voltage divider and filter network 13 is fed to a waveform correcting circuit 14, which also receives the input signal  $v_{in}$ . The inputted signals are fed to an operational amplifier based differential amplifier circuit, comprising resistors R9, R10, R15, R16, and operational amplifier E2. The differential amplifier outputs a correction signal  $v_{c}$ , which is fed, together again with the input signal  $v_{in}$ , to an operational amplifier based summing circuit R12, R13, R14, R18, E3. The output signal generated by the summing circuit is fed to the network 12 where it is used as an input signal for the self-oscillating arrangement.

Of course, other circuit layouts are possible.

In summary, the invention relates to a closed loop class-D amplifier. The amplifier comprises a feedback arrangement with a low frequency path and a high frequency path. The high frequency path is used to obtain a self-oscillating condition in the amplifier and may contain passive components. The low frequency path comprises a low pass filter and a waveform correction circuit that reduces the amplifier distortion. Since the waveform correction circuit is applied in a low frequency path, the waveform correction unit may be realized using e.g. operational amplifiers that need not be rated for high frequencies. This allows a class-D amplifier to be realized with improved distortion and at a low cost.

The invention is not restricted to the described embodiments. It can be altered in different ways within the scope of the appended claims.

**CLAIMS:** 

5

10

15

25

1. A closed loop class-D amplifier for amplifying an electric input signal  $(v_{in})$  the amplifier comprising:

a switching block (2, 2', 2"), arranged to generate a block wave signal by alternately switching the block wave signal between first and second states,

a low pass filter (3), arranged to filter the block wave signal to generate an output signal ( $v_{out}$ ), and

a control circuit (4), receiving the input signal and a feedback signal, which depends on the output signal, and providing a control signal to the switching block, the control signal depending on the feedback signal and the input signal, wherein

the control circuit comprises a high frequency feedback path and a low frequency feedback path,

the high frequency feedback path (B, C, 9) comprising passive components, and

the low frequency feedback path (D, 11, E) comprising a low-pass filter and waveform correction means.

- 2. A closed loop class-D amplifier according to claim 1, wherein the amplifier is a full bridge amplifier.
- 20 3. A closed loop class-D amplifier according to claim 1 or 2, wherein the high frequency path comprises passive components only.
  - 4. A closed loop class-D amplifier according to any of the preceding claims, wherein the waveform correction means comprises an active element.
  - 5. A closed loop class-D amplifier according to claim 4, wherein the waveform correction means comprises a differential amplifier (E), generating a correction signal ( $v_c$ ) that corresponds to the difference between the input signal ( $v_{in}$ ) and a fraction of the output

WO 2006/109245 PCT/IB2006/051107

signal ( $v_{out}$ ), and a summing circuit (11), adding the correction signal ( $v_c$ ) and the input signal ( $v_{in}$ ).

6. A closed loop class-D amplifier according to any of the preceding claims, comprising more than two feedback paths, the feedback paths operating in different frequency bands.

5

WO 2006/109245 PCT/IB2006/051107






FIG.1




FIG.2a

WO 2006/109245 PCT/IB2006/051107

2/3




FIG.2b





FIG.3





## INTERNATIONAL SEARCH REPORT

International application No PCT/IB2006/051107

		PCT/IB2	2006/051107		
A. CLASSIF INV.	FICATION OF SUBJECT MATTER H03F3/217				
According to	hinternational Patent Classification (IPC) or to both national classifica	tion and IPC			
B. FIELDS					
Minimum do H03F	cumentation searched (classification system followed by classificatio	n symbols)			
Documentat	ion searched other than minimum documentation to the extent that su	ch documents are included in the fie	lds searched		
	ata base consulted during the international search (name of data bas	e and, where practical, search terms	used)		
EPO-Ini	ternal, PAJ				
C. DOCUME	NTS CONSIDERED TO BE RELEVANT				
Category*	Citation of document, with indication, where appropriate, of the rele	Relevant to claim No.			
Х	US 6 552 606 B1 (VELTMAN ANDRE ET 22 April 2003 (2003-04-22) abstract; figures 3,4,13	1-4,6			
X	PATENT ABSTRACTS OF JAPAN vol. 005, no. 095 (E-062), 20 June 1981 (1981-06-20) & JP 56 039606 A (MATSUSHITA ELEC CO LTD), 15 April 1981 (1981-04-1 abstract; figure 4	1-4			
X	US 5 352 986 A (MODGIL ET AL) 4 October 1994 (1994-10-04) figures 2,8		1,2,4		
	<del>-</del>	/			
X Furth	ner documents are listed in the continuation of Box C.	X See patent family annex.			
* Special c	ategories of cited documents :	T* later document published after the	e international filing date		
consid "E" earlier o	ent defining the general state of the art which is not lered to be of particular relevance document but published on or after the international	or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention  X* document of particular relevance; the claimed invention			
filing d	nate  int which may throw doubts on priority claim(s) or  int which may throw doubts on priority claim(s) or	cannot be considered novel or o involve an inventive step when t	annot be considered to he document is taken alone		
which is cited to establish the publication date of another citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or  "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such document.					
	ent published prior to the international filing date but	ments, such combination being obvious to a person skilled in the art.  & document member of the same patent family			
Date of the	actual completion of the international search	Date of mailing of the internation	al search report		
1	3 July 2006	20/07/2006			
Name and n	nailing address of the ISA/	Authorized officer			
	European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Agerbaek, T	erbaek, T		

## INTERNATIONAL SEARCH REPORT

International application No
PCT/IB2006/051107

C/Continue	ition). DOCUMENTS CONSIDERED TO BE RELEVANT	PCT/IB2006/051107		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.		
X	WO 2004/100356 A (DANMARKS TEKNISKE UNIVERSITET; POULSEN, SOEREN) 18 November 2004 (2004-11-18) pages 14-15,22; figures 6-8,21	1-4,6		
X	WO 2004/034577 A (DMB TECHNOLOGY CO., LTD; JANG, BYUNG-TAK; RYOO, TAE-HA) 22 April 2004 (2004-04-22) abstract	1		
А	WO 03/061117 A (ADVANCED DIGITAL BROADCAST POLSKA SP. Z.O.O; ADVANCED DIGITAL BROADCST) 24 July 2003 (2003-07-24) abstract	1		
A	WENKANG HUANG ED — INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS: "A new control for multi-phase buck converter with fast transient response" APEC 2001. 16TH. ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION. ANAHEIM, CA, MARCH 4 — 8, 2001, ANNUAL APPLIED POWER ELECTRONICS CONFERENCE, NEW YORK, NY: IEEE, US, vol. Vol. 1 OF 2. CONF.16, 4 March 2001 (2001-03-04), pages 273-279, XP010536007 ISBN: 0-7803-6618-2 the whole document			
A	US 4 178 556 A (ATTWOOD, BRIAN E) 11 December 1979 (1979-12-11) abstract	1		
A	US 6 441 685 B1 (MACMILLAN BRUCE E) 27 August 2002 (2002-08-27) abstract	1		

## INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No PCT/IB2006/051107

	atent document d in search report		Publication date		Patent family member(s)		Publication date
US	6552606	B1	22-04-2003	AT AU CA CN DE DE DE DE DE NO NO NO PT TW	264020 T 754082 E 2130000 F 2360345 F 1337089 F 60009656 E 60009656 E 1142106 F 2216854 T 1041569 F 2002535863 T PA01006295 F 0042702 F 1011002 C 20012866 F 512718 F 1142106 T 200102000 T 504896 E	32 A A 1 C C C C C C C C C C C C C C C C C	15-04-2004 07-11-2002 01-08-2000 20-07-2000 20-02-2002 13-05-2004 12-08-2004 21-06-2004 10-10-2001 01-11-2004 15-04-2005 15-11-2001 22-10-2002 17-04-2002 20-07-2000 28-08-2001 31-01-2003 31-08-2004 21-12-2001 01-10-2002
JP	56039606	Α	15-04-1981	JP JP	1355422 ( 61021007 E		24-12-1986 24-05-1986
US	5352986	Α	04-10-1994	AU CA WO US	6266894	41 41	15-08-1994 04-08-1994 04-08-1994 28-05-1996
WO	2004100356	A	18-11-2004	EP	1632024 <i>F</i>	42	08-03-2006
WO	2004034577	Α	22-04-2004	AU JP US	2003271195 A 2006502652 T 2006001488 A	Γ	04-05-2004 19-01-2006 05-01-2006
WO	03061117	Α	24-07-2003	AU PL US	2003214729 A 351783 A 2005083113 A	41	30-07-2003 28-07-2003 21-04-2005
US	4178556	A	11-12-1979	GB JP JP	1560195 A 53146337 L 59000814 Y	J	30-01-1980 17-11-1978 11-01-1984
US	6441685	B1	27-08-2002	AU WO	4748701 A 0171905 A		03-10-2001 27-09-2001