

# A 2.98pJ/conversion 0.0023mm<sup>2</sup> Dynamic Temperature Sensor with Fully On-Chip Corrections

**Citation for published version (APA):**

Shen, Y., Li, H., Cantatore, E., & Harpe, P. (2023). A 2.98pJ/conversion 0.0023mm<sup>2</sup> Dynamic Temperature Sensor with Fully On-Chip Corrections. In *2023 IEEE International Solid-State Circuits Conference, ISSCC 2023* (pp. 356-358). Article 10067789 Institute of Electrical and Electronics Engineers.  
<https://doi.org/10.1109/ISSCC42615.2023.10067789>

**Document license:**  
Unspecified

**DOI:**  
[10.1109/ISSCC42615.2023.10067789](https://doi.org/10.1109/ISSCC42615.2023.10067789)

**Document status and date:**  
Published: 01/01/2023

**Document Version:**  
Accepted manuscript including changes made at the peer-review stage

**Please check the document version of this publication:**

- A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.
- The final author version and the galley proof are versions of the publication after peer review.
- The final published version features the final layout of the paper including the volume, issue and page numbers.

[Link to publication](#)

**General rights**

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal.

If the publication is distributed under the terms of Article 25fa of the Dutch Copyright Act, indicated by the "Taverne" license above, please follow below link for the End User Agreement:

[www.tue.nl/taverne](http://www.tue.nl/taverne)

**Take down policy**

If you believe that this document breaches copyright please contact us at:

[openaccess@tue.nl](mailto:openaccess@tue.nl)

providing details and we will investigate your claim.

## 23.6 A 2.98pJ/conversion 0.0023mm<sup>2</sup> Dynamic Temperature Sensor with Fully On-Chip Corrections

Yuting Shen, Hanyue Li, Eugenio Cantatore, Pieter Harpe

Eindhoven University of Technology, Eindhoven, The Netherlands

Nowadays, many battery-operated SoCs for IoT and environmental monitoring applications are equipped with temperature sensors. In these miniaturized systems, power and area are two critical concerns. One challenge for temperature sensors is that they are sensitive to process corners and random mismatch. Generally, a 2-point trim and systematic non-linear error removal are required, especially for resistor-based sensing front-ends with two types of resistors, whose spread is partially uncorrelated [1,2]. These corrections are done off-chip and digitally in most publications. In particular for low power sensors, they may consume more power and area than the sensor itself when integrated on-chip [3]. This work presents a resistive temperature sensor that integrates on-chip analog offset, gain and non-linearity correction techniques, while keeping state of the art power and size performance. The prototype consumes 2.98 pJ/conversion with an area of 0.0023 mm<sup>2</sup> including all the correction techniques and achieves +0.7/-0.6 °C inaccuracy. Fig. 1 shows the architecture of the temperature sensor, which is similar to [5,6]. It consists of a dynamic resistive bridge to sense the temperature, a 9-bit asynchronous SAR ADC to read out the temperature and a power gating switch (MPG) to minimize the leakage of the system. Power switches (M1-M4) are applied to the Wheatstone bridge to realize system level correlated double sampling (controlled by a direction signal DIR) and to duty-cycle the resistive sensing front-end. Thanks to the dynamic operation, P-type polysilicon resistors ( $R_p$ ) and N-type diffusion resistors ( $R_n$ ) with a relatively small value of 100 k $\Omega$  can be employed with high energy efficiency [5]. On top of this, the offset, gain and non-linearity correction techniques are integrated into the ADC. The basic principle of the three corrections is to replicate the errors caused by the resistive sensing front-end in the ADC but with an opposite polarity so they will cancel out each other for the final output. To minimize area overhead, the corrections re-use the existing DAC capacitance, supplemented with several small capacitors ( $C_i$ ,  $C_g$ ,  $C_b$ ,  $C_{aux}$ ) and extra logic. First, offset correction with a range of  $\pm 2^{N-1}$  LSB is realized by pre-setting the DAC capacitors of an N-bit DAC during the tracking phase and then resetting them after the sampling moment [6] to induce a voltage step that compensates for the offset. Fine tuning capacitors ( $C_i$ ) are added to further improve the offset correction accuracy to  $\frac{1}{2}$  LSB. By adding a programmable capacitor ( $C_g$ ), the ADC range can be adjusted to compensate gain errors [6]. A 3-bit  $C_g$  array is used in this work to achieve a gain correction range of 6.4% with a step size of 0.8%.

The differential output of a Wheatstone Bridge (WhB) sensor front-end can be calculated as shown in Fig. 1, where  $\alpha_1$  and  $\alpha_2$  are the temperature coefficients for  $R_p$  and  $R_n$  respectively. Since  $\alpha_1$  is not equal to  $-\alpha_2$ ,  $V_{out}$  is inherently a non-linear function of  $\Delta T$ . This mostly second-order distortion is the dominant non-linearity source of the entire system. While offset and gain errors are randomly distributed for each sample and thus require individual calibration, non-linearity errors are more systematic within a batch of samples and could be corrected based on batch-level characterization.

Fig. 2 shows the operation of the non-linearity correction. A fixed 5-bit  $C_{aux}$  capacitor array, controlled by a digital correction function  $f(x)$ , creates a piecewise linear approximation of a second-order function. A programmable capacitor  $C_b$  is placed in series, with which the magnitude of  $f(x)$  can be adjusted. During the tracking phase, the  $C_{aux}$  capacitors are pre-set to  $D_{NL}$ , which corresponds to the non-linearity error of the sensor. After sampling,  $C_{aux}$  will be reset to zero before the regular SAR conversion starts. Due to charge redistribution of  $C_{aux}$  via  $C_b$ , the corresponding non-linearity error is subtracted from the input signal at the comparator input. Since temperature changes slowly, the previous output sample is used to predict the correction code  $D_{NL}$  of the current sample. While the overall non-linearity is mostly a systematic distortion, there can be minor variations in the distortion coefficient over process corners. By means of the programmable bridge capacitor  $C_b$ , the non-linear correction created by  $C_{aux}$  can be scaled, effectively fine tuning the distortion compensation. Also, because the non-linearity error is relatively small, with a bridge capacitor  $C_b$ , the capacitance of  $C_{aux}$  can be made larger so that the matching of the  $C_{aux}$  capacitors is improved. A piecewise linear approximation instead of a polynomial function is adopted in this work (Fig. 2 bottom right) to reduce the overhead to a minimum.

The detailed circuit implementation is shown in Fig. 3. After the offset and gain correction, the output codes for a certain temperature are consistent for all samples. In this work, the output code after offset and gain correction is at the mid-scale (256) at the middle temperature (50°C). Hence, the MSB transition coincides with the middle of the second-order distortion curve, which simplifies the logic to create the required piecewise linear function, as the function is mirrored around the MSB transition point. This can be achieved by flipping the bits dependent on the polarity of the MSB,  $D < 8$ . Likewise, the

bits may need to be inverted as well dependent on the phase of the correlated double sampling technique (determined by the DIR signal). After this first step, the only required function is  $ax$  or  $ax - b$ , dependent on the code range. The gain factor  $a$  is implemented by selecting appropriate bits of code  $D$ , and by scaling the  $C_{aux}$  and  $C_b$  capacitors. A 4-bit linear compensation is chosen to minimize design overhead. Moreover, more precise compensation has little benefit due to quantization noise limitations (Fig. 3 bottom right). The conditional subtraction of  $b$  is done in the analog charge-sharing domain by a dedicated capacitor, which prevents the overhead of a digital subtraction. During the tracking phase,  $C_{aux}$  is controlled by the non-linearity correction function. During the rest phases,  $C_{aux}$  is reset to ground, which effectively subtracts the correction value from the sampled input voltage prior to AD conversion. The values of the  $C_{aux}$  capacitors are 4fF, 2fF, 1fF, 0.5fF and 1fF respectively, of which the last 1fF capacitor is used to create the value  $b$  near the mid code. Unit-length capacitors are used for both the main DAC and for  $C_{aux}$  to ensure the correction accuracy with small capacitors [5]. A 1-bit programmable  $C_b$  is used, whose nominal values are 5fF and 7fF. More programmability could be added to  $C_b$  to cover more process spread if desired. The extra capacitors for correction are placed on top of the ADC circuitry so that no extra area is needed for them. In total, the non-linearity correction logic requires 6 XOR, 11 NAND and 12 NOT gates.

The temperature sensor including corrections is fabricated in 65nm CMOS and occupies 0.0023 mm<sup>2</sup> (Fig. 7). The extra correction occupies an area of 170  $\mu\text{m}^2$ , which equals to the area of only 5.5 D-flip flops in the used technology. Most circuits operate from a 0.6V supply, but the bridge switches and power gating switches are driven by 1V drivers to reduce the drain-source leakage. 15 samples are measured with a temperature range of -20 to 120 °C. The on-chip offset and gain correction are set by 2 trimming points at 50 and 100 °C. The non-linearity correction is fixed to the same setting for all samples. The sensor, including all correction functions, consumes 2.98pJ/conversion and can at least maintain this efficiency from 1kS/s to 100kS/s.

To confirm functionality, Fig. 4 shows the measured temperature error curves with various offset, gain and non-linearity correction settings. As shown in Fig. 4 (top left), a  $\pm 4$ LSB offset could already result in significant temperature errors (around 2 °C). Simulations show that the offset of the sensor can be tens of LSBs, which makes it the largest error source. Mismatch also results in random gain variations but in a secondary way [6]. As can be seen from Fig. 4 (top right), a 2.2% variation could result in a temperature error of around 2.5 °C. Besides, the temperature error also depends on the non-linearity compensation setting, whose magnitude is controlled by  $C_b$  (Fig. 4 bottom). For the given batch of samples, an appropriate compensation setting helps to improve the maximum inaccuracy from approximately 2.73 °C to 0.68 °C.

Fig. 5 summarizes the measured offset, gain, non-linearity and noise characteristics. With the analog correction, the measured offset value is improved from 58-to-100 LSB to  $\pm 0.5$  LSB. The gain variation is improved from 3.5% to 0.8%. As can be seen from Fig. 5, with the analog non-linearity correction, the systematic non-linearity is significantly mitigated. There are still offset and gain errors remaining since the offset and gain corrections are quantized. This sensor achieves an inaccuracy of +0.7/-0.6°C and the resulting relative inaccuracy is 0.97%. The measured RMS resolution for this sensor is around 0.47K at room temperature. Thanks to CDS, 1/f noise is mitigated. The measured output spectra are shown in Fig. 5 (bottom right). The performance of this work is summarized in Fig. 6. Compared to state-of-the-art WhB temperature sensors, it is the only low-power and compact WhB temperature sensor which integrates on-chip offset, gain and non-linearity error corrections. These features make it suitable for IoT ambient temperature monitoring applications in which low power and small size are demanded, together with moderate resolution.

Acknowledgement

This work is financed by the Dutch Research Council (NWO) with project number 16594. We kindly acknowledge EUROPRACTICE for its MPW and design tool support.

References

- [1] C. -H. Weng et al., "A CMOS Thermistor-Embedded Continuous-Time Delta-Sigma Temperature Sensor With a Resolution FoM of 0.65 pJ °C<sup>2</sup>," IEEE JSSC, vol. 50, no. 11, pp. 2491-2500, Nov. 2015.
- [2] S. Pan et al., "A CMOS Resistor-Based Temperature Sensor with a 10fJ-K<sup>2</sup> Resolution FoM and 0.4°C (3 $\sigma$ ) Inaccuracy From -55°C to 125°C After a 1-point Trim," ISSCC, pp. 68-69, Feb. 2020.
- [3] K. A. Sankaragomathi et al., "A  $\pm 3$ ppm 1.1mW FBAR frequency reference with 750MHz output and 750mV supply," ISSCC, pp. 454-455, Feb. 2015.
- [4] H. Park et al., "A 0.8-V Resistor-Based Temperature Sensor in 65-nm CMOS With Supply Sensitivity of 0.28 °C/V," IEEE JSSC, vol. 53, no. 3, pp. 906-912, March 2018.
- [5] K. Pelzers et al., "A 2.18-pJ/conversion, 1656- $\mu\text{m}^2$  Temperature Sensor With a 0.61-pJ-K<sup>2</sup> FoM and 52-pW Stand-By Power," IEEE SSC Letters, vol. 3, pp. 82-85, 2020.
- [6] Y. Shen et al., "A 2.74-pJ/conversion, 0.0018mm<sup>2</sup> Temperature Sensor With On-chip Gain and Offset Correction," ESSCIRC, Sept. 2022.




Figure 23.6.1: Architecture of the dynamic temperature sensor and output voltage as function of temperature




Figure 23.6.3: Circuit implementation of the proposed non-linearity correction. Circuit implementation of the non-linearity correction




Figure 23.6.5: The measured sensor's offset, gain, and overall error for 15 samples, and noise characteristics




Figure 23.6.2: Operation of the proposed non-linearity correction




Figure 23.6.4: The measured sensor's temperature errors with various offset, gain and non-linearity correction settings

	[1]	[2]	[3]	[4]	[5]	[6]	This work
Technology [nm]	180	180	65	65	65	65	65
Area [mm <sup>2</sup> ]	0.43	0.11	1.37	0.044	0.0017	0.0018	<b>0.0023</b>
Supply voltage [V]	1.5	1.8	0.75	0.8	1.0.6	1.0.6	1.0.6
Temp. range [°C]	-45 to 125	-55 to 125	0 to 90	-45 to 85	-20 to 120	-20 to 120	-20 to 120
Inaccuracy [K] (Trimming points)	±0.4 (2 <sup>n</sup> )	±0.1 (2 <sup>n</sup> )	±0.2 (4 <sup>n</sup> )	+1.6/-1 (2 <sup>n</sup> )	1.2 (2 <sup>n</sup> )	0.6/-0.6 (2 <sup>n</sup> )**	0.7/-0.6 (2 <sup>n</sup> )
Resolution [K]	0.01	0.15m	1.75m	0.121	0.53	0.47	0.47
Power [μW]	64.5	55	15*	47.2	0.108	0.137	0.149
Conv. time [s]	100μ	8m	100m	10μ	20.6μ	20μ	20μ
Conv. energy [pJ]	6450	440000	1500000	472	2.18	2.74	2.98
FoM [μJ·K <sup>-1</sup> ]	0.65	0.01	4.6	6.9	0.61	0.60	0.66
On-chip corr.	Trimming resistors	Trimming resistors	Digital polynomial generator	None	None	Offset, gain	Offset, gain, non-linearity
Off-chip corr.							
1 <sup>st</sup> order fit	Y	Y	Not available	Y	Y	N	N
Decimation filter	Y	Y	Not available	N	N	N	N
Polynomial engine	Y	Y	N	Y	Y	Y	N

\*. 3σ inaccuracy \*\*Maximum inaccuracy \* Excluding the on-chip digital blocks. \*\*Result without off-chip 1<sup>st</sup> order fit.

Figure 23.6.6: Summary of measurement results and comparison with state-of-the-art WhB temperature sensors




Figure 23.6.7: Die photo