

Hybrid Integration of VCSEL and 3-µm Silicon Waveguide Based on a Monolithic Lens System

Citation for published version (APA): Li, C., Bhat, S., Stabile, R., Song, Y., Neumeyr, C., & Raz, O. (2022). Hybrid Integration of VCSEL and 3-µm Silicon Waveguide Based on a Monolithic Lens System. *IEEE Transactions on Components, Packaging and Manufacturing Technology*, *12*(5), 883-886. Article 9736950. Advance online publication. https://doi.org/10.1109/TCPMT.2022.3160149

Document license: TAVERNE

DOI: 10.1109/TCPMT.2022.3160149

Document status and date:

Published: 01/05/2022

Document Version:

Publisher's PDF, also known as Version of Record (includes final page, issue and volume numbers)

Please check the document version of this publication:

• A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.

• The final author version and the galley proof are versions of the publication after peer review.

• The final published version features the final layout of the paper including the volume, issue and page numbers.

Link to publication

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- · Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
 You may freely distribute the URL identifying the publication in the public portal.

If the publication is distributed under the terms of Article 25fa of the Dutch Copyright Act, indicated by the "Taverne" license above, please follow below link for the End User Agreement:

www.tue.nl/taverne

Take down policy

If you believe that this document breaches copyright please contact us at:

openaccess@tue.nl

providing details and we will investigate your claim.

Letters

Hybrid Integration of VCSEL and $3-\mu m$ Silicon Waveguide Based on a Monolithic Lens System

Chenhui Li¹⁰, Srivathsa Bhat¹⁰, Ripalta Stabile, Yuchen Song, Christian Neumeyr, and Oded Raz¹⁰

Abstract—We design an optical interface system for vertical coupling between vertical-cavity surface-emitting lasers (VCSELs) and $3-\mu$ m silicon waveguides. The system includes a photoresist lens and a total internal reflection mirror, which allows for passive alignment and flipchip bonding (FCB) of VCSELs. The simulated coupling loss is 0.7 dB, in optimal conditions, which increases to 1 dB when 3- and 20- μ m alignment tolerances are considered in lateral and longitudinal directions, respectively. The system is built by post-processing lens and metallic wiring on the backside of a $3-\mu$ m silicon photonic platform. After FCB and embedding of the VCSELs, the system performance is characterized, and VCSEL-to-waveguide coupling efficiency of -7.5 dB is obtained.

Index Terms—Flip-chip bonding (FCB), microlens, silicon photonic waveguide, vertical-cavity surface-emitting laser (VCSEL).

I. INTRODUCTION

S ILICON photonics research has been conducted for several decades and has become a mature technology for optical interconnect applications because of well-developed semiconductor processing technologies and large wafer sizes [1]. However, the diamond-cubic silicon crystal has an indirect bandgap, and, as a result, the silicon photonic integration platform is still limited by a lack of an efficient light source. Hybrid integration is a solution to complete the system, which combines the III–V material or semiconductor lasers with silicon photonic circuits [2]. In order to maximize the advantages of silicon photonic platforms, a low-cost and highly efficient coupling method is required.

Similar to the light coupling between fiber and silicon photonic chips, light from a semiconductor laser source can be integrated from the chip edges or surface. In the edge coupling scheme, a spot size converter (SSC) is required due to the modal mismatch between lasers and silicon waveguides. Both distributed feedback (DFB) lasers [3] and vertical cavity surface-emitting lasers (VCSELs) [4] have been assembled using the edge coupling method. To integrate the DFB, SSCs are designed on both waveguides, and a particular cavity is also fabricated on a silicon photonic chip to accommodate the laser die. These occupy a large area on the chip. VCSELs are attractive for optical interconnects due to their low power dissipation, low cost, and suitability for dense integration. Recently developed single-mode VCSELs are working in the *C*-band (1530–1560 nm), which can extend the applications of the VCSELs [5]. However, to assemble the VCSELs with waveguides from the edges, one of the dies must

Manuscript received October 4, 2021; revised December 15, 2021, February 11, 2022, and March 12, 2022; accepted March 13, 2022. Date of publication March 16, 2022; date of current version May 25, 2022. This work was supported by the European Union's Horizon 2020 Research and Innovation Program under Grant Agreement PASSION 780326. Recommended for publication by Associate Editor C. Zhang upon evaluation of reviewers' comments. (Corresponding author: Chenhui Li.)

Chenhui Li, Ripalta Stabile, Yuchen Song, and Oded Raz are with the Department of Electrical Engineering, Institute for Photonic Integration, Eindhoven University of Technology, 5600 Eindhoven, The Netherlands (e-mail: chenhui.li@tue.nl).

Srivathsa Bhat is with the VTT Technical Research Centre of Finland, 02044 Espoo, Finland.

Christian Neumeyr is with Vertilas GmbH, 85748 Garching, Germany.

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TCPMT.2022.3160149.

Digital Object Identifier 10.1109/TCPMT.2022.3160149

C-band VCSEL Lens Silicon BOX layer 45°mirror 3µm SiP circuits

Fig. 1. Design of hybrid integration of VCSELs with the $3-\mu m$ silicon photonic platform.

be vertically placed, which leads to complex packaging processes [4]. As an alternative, surface coupling may offer a better solution since VCSELs can be integrated on top of the silicon photonic dies using grating couplers. However, grating couplers operate in narrow bands and require light to arrive at an angle. To allow for such assembly, tilting VCSELs [6] or gratings couplers [7] have been proposed. Polymer prisms have also been used to tilt the incidence beam [8]. The difficulty in achieving the exact degree of assembly, as well as the inherent modal mismatch between VCSEL and grating couplers, has resulted in high coupling losses and small displacement tolerance in previous demonstrations.

Previously, we demonstrated, the 2.5-D and 3-D packaging of VCSELs on silicon interposers [9], [10], where the VCSELs can be embedded, and high-speed transmission lines can be patterned on the interposer surface, allowing for flip-chip bonding (FCB) of VCSEL and driving CMOS electronics. This letter proposes a novel integration approach for VCSELs based on a 3-µm-thick silicon-oninsulator (SOI) photonic platform [11]. The light coupling system is fabricated on the SOI wafers, including 45° downward mirrors on the photonic circuit side, as well as cavities and lenses on the substrate side. In this approach, the Gaussian beam from a VCSEL can be modified to match the mode in silicon photonic waveguide to achieve minimum coupling losses over a wide wavelength range (e.g., 1.2–4 μ m). Furthermore, multiple inputs and outputs can be placed arbitrarily in the 2-D plane for sophisticated WDM system designs. Simulations have been conducted to define the parameters of the coupling system yielding an optimal coupling efficiency of -0.7 dB and alignment tolerance of $\pm 1.5 \ \mu$ m in the lateral and $\pm 10 \ \mu$ m in the longitudinal directions for -1-dB coupling efficiency. The assembly concept, working in the broadband and polarization independence, is then demonstrated by processing an SOI PIC sample. Finally, the optical performance of the system is measured by FCB VCSELs from the bottom side of the wafer and measuring the light output through the silicon waveguides.

II. DESIGN AND SIMULATION

The proposed integration scheme is shown in Fig. 1. The photonic circuits are patterned on the 3- μ m-thick silicon layer with 45° mirrors at the ends of the waveguides. On the same SOI wafer, two cavities are formed from the substrate side to embed a VCSEL and a photoresist lens, respectively. Due to the layout of the VCSEL, the opening size of the lens cavity is limited to 70 μ m × 70 μ m square, which further limits the lens design, and the two cavities are

2156-3950 © 2022 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

Authorized licensed use limited to: Eindhoven University of Technology. Downloaded on June 16,2022 at 06:04:47 UTC from IEEE Xplore. Restrictions apply.



Fig. 2. (a) Zemax simulation model and the tolerance calculation results in x-, y- directions (b), and z- direction (c). The optimal coupling loss is 0.7 dB. combined to accommodate the microlens system. The microlens is fabricated in the cavity on a wafer level. Silicon nitride, as the anti-reflection coating for the *C*-band laser, is deposited between the lens and VCSEL. After fabrication, FCB is used to integrate the VCSEL.

The refractive index of the baked photoresist is tested. First, a thin layer of positive photoresist ($AZ^{(B)}4562$) is spun on a bare silicon wafer with 4000 rpm and baked in the same condition with the lens fabrication, at 300 °C. We fabricate the lens at such a high temperature to make the lens compatible with the following FCB process, which is processed at 280 °C. Then, an ellipsometer (M-2000, J. A. Woollam) is used to obtain the refractive index, which is 1.62 over the *C*-band range.

The micro-optical system is designed in Zemax OpticStudio with the Gaussian beam propagation method. The calculation model is shown in Fig. 2, including the VCSEL aperture, an air gap, a spherical photoresist lens, a silicon layer, and a buried oxide (BOX) layer.

In the lens model, the Gaussian beam (5.5- μ m beam diameter, 10.2° beam divergence) from the VCSEL is collimated by a spherical photoresist lens, with the optimum radius of curvature (ROC) of 7.5 μ m. The optimal image distance is defined by 3- μ m BOX layer and remaining silicon layer is calculated to be 15 μ m.

The mode fields in 3- μ m SOI waveguides are tightly confined in the waveguide (3 μ m × 3 μ m), and the field distributions are almost the same for both TE and TM polarizations. The beam waists are 1.34 and 1.26 μ m in x- and y-directions, respectively. With this layer arrangement, the best coupling loss is calculated to be -0.7 dB. In addition, we also simulate the placement tolerances. An extra -1-dB coupling loss is recorded for ± 1.5- μ m displacement in the x- and y-directions [see Fig. 2(b)] and ± 10- μ m variation in the thickness of silicon between the lens and the SOI waveguide [see Fig. 2(c)].

III. FABRICATION

With the aiming parameters, the fabrication starts on a 6-in- and 3- μ m-thick SOI wafer. First, the waveguides are defined, and then, the slot openings with 20 μ m in length are patterned at the ends of the waveguides to form the wide mirrors. The tetramethylammonium hydroxide (TMAH) solution is used as the etchant for wet etching of total internal reflection (TIR) mirrors till the BOX layer. The schematic drawing and fabrication results are shown in Fig. 3. The SEM photograph demonstrates a smooth mirror that is formed by etching along a silicon crystal plane (110).

After the fabrication of photonic circuits, the wafer is diced into 40 mm \times 40 mm samples for the process on the bottom side of the wafer. The cavities for VCSELs and lens embedding are patterned and formed by wet etching of silicon as well. A photoresist cylinder is patterned, inside the small cavity, by double-side lithography to achieve the best alignment accuracy. The lens is formed by reflowing the photoresist at 300 °C. Electronic circuits and bumps are patterned and plated along the etched facets. The process results



Fig. 3. Schematic drawing (left) and SEM photograph of the waveguide and the TIR mirror (right). The yellow arrows indicate the light path.



Fig. 4. SEM photographs before removing the plating seed layer: fabricated cavities for the single VCSEL (left). Zoom-in photograph of small cavity and lens and pads for VCSELs (right).



Fig. 5. Calculated cylinder height for the aimed ROC.

are shown in the photographs of the scanning electron microscope (SEM) with the plating seed layer, as shown in Fig. 4.

We creatively fabricate the microlens in etched cavities with standard lithography processes. During the reflow of the photoresist, the cylinder transforms to the spherical lens [12], and the height of the cylinder (thickness of the photoresist T) can be calculated from aimed ROC(R), lens height (h), and radius (r)

$$T = \frac{h^2}{3r^2} \left(3R - h\right).$$

In our process, the volume loss and dark erosion need to be considered. The volume loss of the photoresist during the reflow process (300 °C) is tested to be 30%. Dark erosion due to the gap between the lithographic mask and the photoresist in contact lithography is optimized to be 1 μ m. After considering all effects that impact the volume of the patterned cylinder, the relation between the height of the cylinder and ROC is plotted in Fig. 5. From the calculation, 7.5- μ m ROC after reflow can be achieved when the PR cylinder's thickness and diameter are 4.8 and 14 μ m, respectively. To control the thickness of the photoresist, we use the small etched cavity, which works on a wafer level. The variation of the photoresist thickness in the small cavity is within 1 μ m.

Three-dimensional mapping of the small cavity and microlens is obtained with a profilometer (DektakXT) with a scanning step of 1.0 μ m and height resolution of 8.0 nm. The measurement results are shown in Fig. 6. We see that the small cavity is 11.9- μ m deep and that the height of the microlens is measured to be 4.5 μ m in both



Fig. 6. Measured 3-D map for the lens in the small cavity, both x- and y-profiles indicate that the height of the microlens is 4.5 μ m and the radius of curvature is 11.3 μ m.



Fig. 7. Calibration measurement in the VCSEL tuning range by using two lensed fibers. Inset: test scheme shows two vertically aligned lensed fibers and mirrors on both sides of the straight waveguide.

the x- and y-directions, which are indicated in the 3-D map. The ROC of the lens can be calculated to be 11.3 μ m, which is 3.8 μ m larger than the design. The fabricated lens has a larger radius than the design due to the large gap between the mask and the photoresist in the lithography step. More photoresist has been developed away. Therefore, a defocusing compensation needs to be considered in the following process, and the volume can be increased by a thicker photoresist layer in the small cavity. We calculate the coupling loss to be -2.1 dB by building the model with the fabricated cavity and lens dimensions.

IV. CHARACTERIZATION

The 45° TIR mirrors are fabricated at both the input and output of a straight 3- μ m waveguide to characterize the photonic circuit design. Two lensed fibers, with a 2- μ m mode field diameter (MFD) at a focus distance of 12 μ m, are placed vertically on top of the etched cavities, which are the locations of the 45° TIR mirrors. However, because of the thin layer of silicon (kept in place to ensure the correct imaging distance between the VCSEL and mirror), the fiber cannot be placed at the optimal distance from the TIR mirror, leading to high coupling loss shown in Fig. 7 (inset). The coupling loss is wavelength-dependent, and the lowest coupling loss of fiber to mirror is -8.2 dB. Here, we assume there is no loss on the 3-mm-long waveguide [11]. In future designs, the input and output will be patterned separately, such that the silicon layer at the output mirror will be further etched. Alternatively, a lens can also be designed and fabricated in the same reflow for the fiber coupling.

After characterizing the straight waveguides and mirrors, the single-mode VCSEL, working in the *C*-band, is passively aligned between the VCSEL apertures and photoresist lens and then flip-chip bonded with thermal compression bonding. The current–voltage curves of the VCSEL are compared in Fig. 8, before and after the



Fig. 8. IV curve of the VCSEL before and after bonding.



Fig. 9. (a) Testing setup with electronic probes at the VCSEL side and vertically aligned fiber at the output side. (b) Spectra measurement results after VCSEL bonding and the calculated power loss of the lens system.

FCB. The measurement result indicates that the VCSEL is well connected with the electronic circuits.

Finally, the coupling performance is tested, and the test setup is shown in Fig. 9(a). First, the spectra of the VCSEL are measured with changing current to identify the laser wavelength [13]. As shown in Fig. 9, from 6 to 9 mA, the wavelength shifts from 1544.26 to 1546.24 nm, and power increases from 1 to 3.3 dBm. By deducting the insertion loss of the fiber, the calculated lens system loss is shown in Fig. 9. The highest coupling efficiency is -7.5 dB. The reason for the extra losses is the alignment shift in the high-temperature bonding process. We use the updated lens model to determine the shift to be 3.5 μ m. Therefore, low-temperature bonding or local heating techniques will be employed in the future.

V. CONCLUSION

In this letter, we have designed and demonstrated an integrated lens system capable of allowing the integration of VCSELs with silicon waveguides on one SOI wafer. The system is designed to have a high coupling efficiency (-0.7 dB) with improved bonding tolerance and can be utilized over a broadband wavelength range. The 45° TIR mirrors and photoresist microlens can be fabricated at any location on a wafer level to combine with any photonic circuits. The bottom side of the SOI wafer is utilized to make the high-speed electronic connections and the microlens.

In the future, the coupling efficiency (-7.5 dB) will be further improved by a better bonding technique. This platform and the integrated laser system will be used for many applications, including creating dense wavelength-division multiplexing (DWDM) transceivers and Lidar systems.

REFERENCES

- D. Thomson *et al.*, "Roadmap on silicon photonics," J. Opt., vol. 18, no. 7, 2016, Art. no. 073003, doi: 10.1088/2040-8978/18/7/073003.
- [2] R. Jones *et al.*, "Heterogeneously integrated InP/silicon photonics: Fabricating fully functional transceivers," *IEEE Nanotechnol. Mag.*, vol. 13, no. 2, pp. 17–26, Apr. 2019, doi: 10.1109/MNANO.2019.2891369.
- [3] M. Theurer et al., "Flip-chip integration of InP to SiN photonic integrated circuits," J. Lightw. Technol., vol. 38, no. 9, pp. 2630–2636, May 1, 2020, doi: 10.1109/JLT.2020.2972065.
- [4] T. Aalto *et al.*, "Optical interconnects based on VCSELs and low-loss silicon photonics," *Proc. SPIE*, vol. 10538, Feb. 2018, Art. no. 1053816, doi: 10.1117/12.2290710.
- [5] S. H. Vcsels *et al.*, "Single-mode high-speed 1.5-μm VCSELs,"
 J. Lightw. Technol., vol. 35, no. 4, pp. 727–733, Feb. 15, 2017.
- [6] H. Lu *et al.*, "Flip-chip integration of tilted VCSELs onto a silicon photonic integrated circuit," *Opt. Exp.*, vol. 24, no. 15, p. 16258, Jul. 2016, doi: 10.1364/OE.24.016258.
- [7] Z. Ruan et al., "Efficient hybrid integration of long-wavelength VCSELs on silicon photonic circuits," J. Lightw. Technol., vol. 38, no. 18, pp. 5100–5106, Sep. 15, 2020, doi: 10.1109/JLT.2020.2999526.

- [8] K. S. Kaur *et al.*, "Flip-chip assembly of VCSELs to silicon grating couplers via laser fabricated SU8 prisms," *Opt. Exp.*, vol. 23, no. 22, p. 28264, Nov. 2015, doi: 10.1364/OE.23.028264.
- [9] C. Li, T. Li, G. Guelbenzu, B. Smalbrugge, P. Stabile, and O. Raz, "Chip scale 12-channel 10 Gb/s optical transmitter and receiver subassemblies based on wet etched silicon interposer," *J. Lightw. Technol.*, vol. 35, no. 15, pp. 3229–3236, Aug. 1, 2017, doi: 10.1109/JLT.2017.2681043.
- [10] C. Li, R. Stabile, T. Li, B. Smalbrugge, G. G. de Villota, and O. Raz, "Wet-etched three-level silicon interposer for 3-D embedding and connecting of optoelectronic dies and CMOS ICs," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 8, no. 4, pp. 570–577, Apr. 2018, doi: 10.1109/TCPMT.2017.2786550.
- [11] T. Aalto *et al.*, "Open-access 3-μm SOI waveguide platform for dense photonic integrated circuits," *IEEE J. Sel. Topics Quantum Electron.*, vol. 25, no. 5, pp. 1–9, Sep. 2019, doi: 10.1109/JSTQE.2019.2908551.
- [12] F. T. O'Neill and J. T. Sheridan, "Photoresist reflow method of microlens production part I: Background and experiments," *Optik*, vol. 113, no. 9, pp. 391–404, 2002, doi: 10.1078/0030-4026-00186.
- [13] M. Muller *et al.*, "1550-nm high-speed short-cavity VCSELs," *IEEE J. Sel. Topics Quantum Electron.*, vol. 17, no. 5, pp. 1158–1166, Sep. 2011, doi: 10.1109/JSTQE.2011.2109700.