

An E-Band SiGe High Efficiency, High Harmonic Suppression Amplifier Multiplier Chain With Wide Temperature Operating Range

Citation for published version (APA):

Zhou, P., Chen, J., Yan, P., Yu, J., Hou, D., Gao, H., & Hong, W. (2022). An E-Band SiGe High Efficiency, High Harmonic Suppression Amplifier Multiplier Chain With Wide Temperature Operating Range. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 69(3), 1041-1050. Advance online publication. <https://doi.org/10.1109/TCSI.2021.3127307>

Document license:
TAVERNE

DOI:
[10.1109/TCSI.2021.3127307](https://doi.org/10.1109/TCSI.2021.3127307)

Document status and date:
Published: 01/03/2022

Document Version:
Publisher's PDF, also known as Version of Record (includes final page, issue and volume numbers)

Please check the document version of this publication:

- A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.
- The final author version and the galley proof are versions of the publication after peer review.
- The final published version features the final layout of the paper including the volume, issue and page numbers.

[Link to publication](#)

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal.

If the publication is distributed under the terms of Article 25fa of the Dutch Copyright Act, indicated by the "Taverne" license above, please follow below link for the End User Agreement:

www.tue.nl/taverne

Take down policy

If you believe that this document breaches copyright please contact us at:

openaccess@tue.nl

providing details and we will investigate your claim.

An E-Band SiGe High Efficiency, High Harmonic Suppression Amplifier Multiplier Chain With Wide Temperature Operating Range

Peigen Zhou¹, Member, IEEE, Jixin Chen¹, Member, IEEE, Pinpin Yan, Member, IEEE, Jiayang Yu, Student Member, IEEE, Debin Hou¹, Member, IEEE, Hao Gao¹, Member, IEEE, and Wei Hong¹, Fellow, IEEE

Abstract—This paper presents a monolithically integrated E-band amplifier multiplier chain (AMC) developed in 130 nm SiGe BiCMOS process. This E-band AMC is composed of a 25 GHz 1:1 power divider, two 25 GHz driver amplifiers (DA_{1,2}), a 75 GHz passive frequency tripler, and a 75 GHz power amplifier (PA). By applying a bypass tuning capacitor based power enhancing technique in the single-ended DA and PA, the output power and power-added-efficiency (PAE) of the AMC have been effectively improved. Benefiting from the proposed passive tripler core with second harmonic suppression function, and the impedance matching network with frequency selection characteristics, the AMC presents better harmonic suppression performance compared with the conventional topology. The bias circuits with temperature compensation are applied to the DA and PA to ensure the performance of the AMC when the temperature changes. The AMC has a measured output power exceeding 0 dBm in the entire E-band frequency range with a peak output power of 10.9 dBm at 77 GHz, and exhibits a record PAE of 8.25 %. Within the 3 dB operating frequency range from 69 to 87 GHz, the rejection of fundamental and second harmonics are better than 33.5 dB. The AMC can work properly between -40 °C and 125 °C with the proposed temperature compensation bias circuits.

Index Terms—Amplifier multiplier chain, E-band, high efficiency, mm-Wave, SiGe, temperature.

I. INTRODUCTION

IN RECENT years, with the gradual commercial application of 5G communication, research on various key technologies for B5G and 6G has been carried out in full swing. The millimeter wave (30-300 GHz) frequency band has become an important spectrum resource for future ultra-high-speed wireless communication applications due to

its unique characteristics such as wide bandwidth, narrow beam, high reliability, and short wavelength [1]. Allocated by the federal communications commission (FCC) [2] and the confederation of European posts and telecommunications (CEPT) [3], the E-band (60-90 GHz) has been widely applied in point-to-point communications (71-76 GHz and 81-86 GHz) to enable multi-Gb/s wireless applications like mobile back-haul and small cell [4]. The E-band also has been extensively used in video transmission, wireless local area networks (WLAN) and 77 GHz frequency-modulated-continuous-wave (FMCW) radar sensors [5].

For these applications, a signal source with a wide output frequency tuning range, high output power, high efficiency, low phase noise and wide temperature operating range is one of the most essential component. In a multi-channel communication system, such a high-performance signal is needed to provide the local oscillator (LO), and in a multi-channel radar system, such a high-performance continuous wave signal generating unit is also necessary. However, the parasitic effects caused by the E-band layout connection will greatly deteriorate the output frequency tuning range and the phase noise of an E-band voltage controlled oscillator (VCO) [6]–[8]. Besides, it is challenging to design a broadband frequency divider chain in an E-band phase-locked loop (PLL) for E-band VCO output frequency locking. Meanwhile, such divider chain is power hungry [9], which in turn leads to low DC-to-RF conversion efficiency of the E-band signal source. In addition, whether it is an E-band communication or radar systems, in practical applications, the system needs to have better performance as the ambient temperature changes. However, there are few reported E-band signal sources designed with high and low temperature characteristics so far.

Alternatively, the combination of a low frequency signal source or a low frequency PLL with AMC to achieve the desired E-band signal source has been widely adopted to relax the performance specifications [10]–[14]. But, the AMC, which has many unwanted harmonics, would create multiple intermodulation products into the desired frequency band and distort the useful signal in the systems, especially for the communication systems with mixing units. Therefore, the spurious rejection of the AMC arises to be necessary [15].

In this paper, we present a high-performance AMC applicable to various E-band systems. A bypass tuning capacitor

Manuscript received June 29, 2021; revised October 14, 2021; accepted November 8, 2021. Date of publication November 18, 2021; date of current version February 25, 2022. This work was supported in part by the Natural Science Foundation of Jiangsu Province under Grant BK20210206 and in part by the National Natural Science Foundation of China under Grant 62101117. This article was recommended by Associate Editor H. Zhang. (Corresponding author: Peigen Zhou.)

Peigen Zhou, Jixin Chen, Pinpin Yan, Jiayang Yu, Debin Hou, and Wei Hong are with the State Key Laboratory of Millimeter Waves, Southeast University, Nanjing 210096, China (e-mail: pgzhou@seu.edu.cn; jxchen@seu.edu.cn; yanpinpin@seu.edu.cn; jyyu@seu.edu.cn; dbhou@seu.edu.cn; weihong@seu.edu.cn).

Hao Gao is with the Integrated Circuit Group, Department of Electric Engineering, Eindhoven University of Technology, 5600 MB Eindhoven, The Netherlands (e-mail: h.gao@tue.nl).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TCSI.2021.3127307>.

Digital Object Identifier 10.1109/TCSI.2021.3127307




Fig. 1. Block diagram of the E-band AMC.

based power enhancing technique was adopted in the single-ended cascode topology DA and PA to improve the output power and the PAE. In the design of E-band passive frequency tripler core, the asymmetry of the layout connection often leads to poor second harmonic suppression. Thus, the tripler core with second harmonic rejection characteristic is proposed in this AMC. In addition, a bias circuit with temperature compensation function is proposed, which makes the key indicators of the AMC less fluctuate when the temperature changes. During the impedance matching design, the impedance matching networks with frequency selecting characteristics are adopted to effectively improve the harmonic suppression performance of the AMC. With all the proposed methods, the AMC has an measured output power exceeding 0 dBm in the entire E-band frequency range with a peak output power of 10.9 dBm at 77 GHz. The fundamental and second harmonic suppression is higher than 33.5 dB within the 3 dB frequency operating range. In Section II, the AMC architecture is described in detail. The AMC building blocks are explained in Section III and the design details of the sub-circuit is presented in Section IV. Measurement results are shown in Section V. Finally, this paper is summarized in Section VI.

II. THE AMC ARCHITECTURE

Fig. 1 depicts the block diagram of the E-band AMC, which composed of a 1:1 power divider (PD) that works at one-third of the output frequency, a one-stage single-ended cascode topology driver amplifier (DA_1), the driver amplifier (DA_2) with the same topology as DA_1 for detecting the input fundamental signal power level, a double-diode based passive E-band frequency tripler and a two-stage single-ended cascode structure E-band PA. The E-band AMC is designed in 130 nm SiGe BiCMOS process, featuring a cut-off frequency f_T of 200 GHz and a maximum oscillation frequency f_{MAX} of 250 GHz.

According to our previous work [16], the VCO designed based on this process can simultaneously obtain better phase noise and output frequency tuning range performance near 25 GHz, thus the input frequency of the AMC is set near 25 GHz and frequency tripler instead of frequency doubler is adopted for the E-band AMC design. In order to obtain better DC-to-RF conversion performance, the frequency tripler in this AMC adopts a passive double-diode structure.

There are several techniques currently used for E-band frequency tripler design [13], including third harmonic enhanced active type, injection-locked active type, and double-diode

based passive type. The third harmonic enhanced active type tripler amplifies the desired third harmonic with better conversion gain. However, in order to achieve better even harmonic suppression characteristics, it often adopts a differential structure, resulting in a large chip area and a low PAE. The injection-locked frequency tripler does not require high input power and consumes less power, while the tuning range is limited. Therefore, the double-diode based passive type tripler that dissipates no dc power was adopted for the AMC design.

Due to the large conversion loss of the E-band passive double-diode based tripler and the insertion loss of single-ended to differential signal conversion balun, a two-stage single-ended cascode structure E-band PA is used at the output of the AMC to effectively increase the output power of the AMC with moderate chip area. In addition, due to the frequency selection characteristics of the matching network in the E-band tripler and PA, the harmonic suppression performance of the AMC can be effectively improved. The input fundamental signal power required by the entire AMC is 0 dBm, and the frequency range of the input fundamental signal covers 20 to 30 GHz.

III. DESIGN OF AMC BUILDING BLOCKS

In this AMC, the small-signal gain of DA_1 and PA will restrict the output power of the AMC due to the limited input power, the PAE of DA_1 and PA will limit the DC-to-RF efficiency of the AMC, and the temperature operating range of the AMC is determined by $DA_{1,2}$ and PA.

A. Cascode Topology Power Amplifier With Power Enhancing Technique

Silicon-based millimeter-wave power amplifiers are often implemented using a common-emitter (CE) structure or a cascode structure [17]. The mm-wave power amplifier of the CE topology has lower DC power consumption, but its small signal gain is lower, and more stages need to be cascaded under the conditional of meeting the same gain. In the design of DA and PA in this AMC, due to the limitation of chip area, a more compact cascode structure is adopted. In addition, in order to obtain lower DC power consumption performance, DA and PA of the AMC are implemented in a single-ended structure.

The cascode topology is widely used in the design of millimeter-wave power amplifiers due to its higher gain and better reverse isolation performance [18]. However, it was discovered during the design process that for a single-ended cascode structure power amplifier, the bypass capacitor at the base of the common-base transistor (the bypass capacitor is used to connect the base of the common-base transistor to the RF ground without affecting the DC bias of the amplifier) has a greater impact on the power amplifier's gain [19]–[21], stability, output power and PAE performance. Therefore, the bypass capacitor of the common base transistor must be carefully designed. Thus, in the design of $DA_{1,2}$ and PA, the output power enhancement technology base on bypass capacitor C_{tune} is proposed. In order to effectively analyze the principle of the bypass capacitor, next we will analyze the




Fig. 2. (a) Schematic of DA_{1,2}, and (b) 3D view of the peripheral connection of the transistors in DA_{1,2}.




Fig. 3. Small-signal equivalent circuit of DA_{1,2}.

specific issues that need to be considered in the design of the bypass capacitor in DA.

The complete DA_{1,2} circuit schematic diagram is shown in Fig. 2(a), where the transistors are biased in a class-AB working state, which is close to the process's f_T , and the corresponding current density is about 1 mA/ μ m. The emitter length of transistors Q_1 , Q_2 are 12 μ m. Together with the input parallel inductor L_1 and the series metal-insulator-metal (MIM) capacitor C_1 , the input of the DA is well matched to 50 Ω . Besides, the inductor L_1 which is connected in parallel to the ground also plays the role of electrostatic protection (ESD). Compared to the conventional cascode topology, a tunable bypass capacitor C_{tune} is inserted in series between the RF ground and the base of transistor Q_2 . For analyzing the effect of the bypass capacitor C_{tune} , we consider the small signal gain from input to output port. Fig. 3 shows the small signal equivalent circuit of DA_{1,2}, which is the equivalent circuit representation of Fig. 2(a) without the matching networks. For simplicity, the base-to-emitter capacitance C_{be} , the base-to-collector capacitance C_{bc} , and connection parasitic inductance are neglected, and we just replacing $Q_{1,2}$ with their hybrid-equivalent-circuit models [22]. Analysis of this circuit is straightforward and proceeds as follows.

The current i_{b2} flowing through the resistor $r_{\pi 2}$ can be expressed as

$$i_{b2} = \frac{-v_{\pi 2}}{r_{\pi 2}} \quad (1)$$

Similarly, the collector voltage node equation of transistor Q_2 is

$$v_{out} = (i_o - g_{m2}v_{\pi 2}) \cdot r_{o2} + i_1 \cdot r_{o1} \quad (2)$$




Fig. 4. Simulated MaxGain of the cascode topology power amplifier (DA₁) varying with the capacitance C_{tune} .

Next, we write a loop equation around the r_{o1} , $r_{\pi 2}$, C_{tune} , and RF ground loop as

$$i_1 \cdot r_{o1} = i_{b2} \cdot r_{\pi 2} + \frac{i_{b2}}{j\omega C_{tune}} \quad (3)$$

In addition, the current equation at the emitter node of transistor Q_2 can be written as

$$i_o = i_{b2} + g_{m1}v_{\pi 1} + i_1 \quad (4)$$

Combining (1) to (4), and considering the current relationship between the base and collector of a transistor, the expression of the small signal gain from the input port v_{in} to the output port v_{out} of the cascode amplifier can be approximated as (5), shown at the bottom of the next page.

It can be deduced from (5) that, as the value of the bypass tuning capacitor C_{tune} increases, the small signal gain of the amplifier continues to increase. In order to demonstrate the above theoretical analysis, Fig. 4 shows the simulated results of the maximum gain of the amplifier varying with the capacitance C_{tune} . It is noted that the maximum gain of the cascode topology amplifier has been greatly improved with the increase of the value of the tuning capacitance C_{tune} . Besides, for power amplifier design, in addition to the small signal gain, the maximum output power and the PAE are also very important indicators. Therefore, after introducing the output power boosting bypass tuning capacitor, we did a load-pull simulation on the amplifier. The maximum output power delivered and maximum PAE of the amplifier with the increase of the value of the tuning capacitance C_{tune} are illustrated in Fig. 5. As shown in Fig. 5, by introducing the tunable capacitor, the maximum output power and maximum PAE of the amplifier have been greatly improved.

It is worth mentioning that with the increase of the tuning capacitor C_{tune} , although the amplifier's (DA₁) small signal gain, output power, and PAE have been improved, but the stability of the amplifier at low frequencies has been deteriorated. Besides, the peripheral interface metal of the transistor Q_2 is M1, and the design rule stipulate that the MIM capacitor C_{tune} must be connected through the top thick metal layer AM. Thus, the connection of the MIM capacitor C_{tune} in the layout will include a base inductance, which is about 15 μ m in length and the simulated inductance is about 7.6 pH.




Fig. 5. Simulated maximum PAE and maximum power delivered of the power amplifier (DA₁).

Such a connected inductance will also deteriorate the performance of the amplifier.

In order to ensure the absolute stability of the amplifier, we introduced a negative feedback inductor L_{deg} in the emitter of the common-emitter transistor Q_1 , which improves the stability of the amplifier and hardly affects the maximum output power of the amplifier, as shown in Fig. 2(a) and Fig. 4. The inductor L_{deg} is designed together with the peripheral connection of the transistor and the bypass tuning capacitor C_{tune} , and the length of the inductor is $43 \mu\text{m}$ with the width of $13 \mu\text{m}$. Finally, the capacitance value of C_{tune} is set to 100 fF and the peripheral connection of the transistors in DA_{1,2} is shown in Fig. 2(b).

B. Tripler Core With Second Harmonic Suppression

The frequency tripler in this AMC adopts a parallel double-diode structure, because it does not consume DC power. Normally, an ideal passive double-diode topology frequency tripler has excellent second harmonic suppression performance. However, the SiGe process we used does not provide a high-performance Schottky diode. The diode used in the tripler design is composed of an NPN transistor with its collector and base connected, as depicted in Fig. 6(a). Its equivalent circuit is shown in Fig. 6(b), including the capacitor C_{CS} from the collector to the dielectric substrate, the base channel capacitance $C_{VAR}(V_i)$ and the non-linear PN junction transconductance $G_{VAR}(V_i)$ controlled by the voltage across the diode [23].

Under ideal conditions (no asymmetric elements are introduced), the passive frequency tripler composed of the diodes shown in Fig. 6(a) hardly sees the second harmonic signal at its output, that is, the second harmonic is suppressed to infinity. In the actual design, the size of the transistor is usually large to deliver higher third harmonic output power, for example, the emitter size of the transistor in this design is $12 \mu\text{m}$. Taking into account the spacing between the




Fig. 6. (a) Schematic diagram of diode connection composed of NPN transistor, and (b) its equivalent circuit.




Fig. 7. Equivalent circuit of the passive tripler core with anti-parallel diode structure.

transistors required by the process design rules, the equivalent circuit of an anti-parallel diode structure tripler core in the actual design is shown in Fig. 7. The serial transmission lines $L_{Series1}$ and $L_{Series2}$ are the connecting lines that have to be introduced, which will have a greater impact on the conversion gain and second harmonic suppression performance of the tripler. Fig. 8 illustrates the simulated conversion gain and second harmonic rejection of the tripler core that vary with the length of the connecting lines. Similar to the previous hypothesis, when there is only $L_{Series1}$, and $L_{Series1}$ is short (less than $10 \mu\text{m}$), the tripler core has better conversion gain and second harmonic suppression performance. When $L_{Series1}$ and $L_{Series2}$ exists at the same time (to ensure the symmetrical connection of the tripler core) and the length is large, that is, the input and output interface of the tripler is located in the middle of the two diodes, the second harmonic suppression of the tripler core is greatly deteriorated as shown in Fig. 8. Another way to connect the tripler core is that the input and output interface of the tripler is close to the diode on one side, that is, there is only $L_{Series1}$ and the length of $L_{Series2}$ is almost 0. It can be deduced from Fig. 8 that, the second harmonic suppression of the tripler will be greatly deteriorated due to the asymmetry of the tripler core. Considering the limitations of the process's design rules, the second harmonic rejection and conversion gain of the tripler core, the value of the series transmission line $L_{Series1}$ and $L_{Series2}$ are both selected as $30 \mu\text{m}$ and the symmetrical layout is carried out.

$$\frac{v_{out}}{v_{in}} = \frac{(\beta r_{o2} + g_{m2} v_{\pi 2} r_{o2} - 1) \cdot g_{m1} r_{o1} - g_{m1} r_{o1} / (1 + j\omega C_{tune})}{r_{o1} \cdot (\beta - 1)} \quad (5)$$




Fig. 8. Simulated conversion gain and second harmonic rejection of the tripler with the length of the series connection lines.




Fig. 9. (a) Traditional temperature compensation network (TTCN), and (b) the proposed temperature compensation network (PTCN).

C. Temperature Compensation Design

For most E-band applications, such as point-to-point wireless communication and FMCW, it is desired that the system can function well with moderated performance degradation over temperature variations. In order to ensure that the active circuit can exhibit good performance under high and low temperature, one of the conditions is to make the quasi-quiescent current of the circuit less fluctuate with temperature changes. For this AMC design, the DA and the PA are both cascode configuration, and the current can be reduced to nearly zero at low temperature (-40°C) and increased to several times the room temperature (25°C) at high temperature (125°C), due to that β is a temperature-sensitive parameter and increase with increasing temperature. Therefore, a temperature compensation based bias circuit was adopted in our design to compensate for variation in the quasi-static current which is caused by temperature variation, as shown in Fig. 9 (b).

Since the emitter junction of transistor Q_1 and Q_3 are tied together, when they work in active region and ignoring base width modulation effects, according to the relationship between the base, collector and emitter current of a transistor, it can be obtained that

$$i_R = i_{C3} + i_{B4} \quad (6)$$

$$i_{C3} = \beta_3 i_{B3} \quad (7)$$

$$(1 + \beta_4) i_{B4} = i_{B3} + i_{B1} \quad (8)$$

$$i_C = \beta_1 i_{B1} \quad (9)$$




Fig. 10. Quiescent collector currents of the DA and PA with, and without temperature compensation network.

In addition, for the same process it is assumed that

$$\beta_1 = \beta_3 = \beta_4 = \beta \quad (10)$$

Then i_C can be simplified as

$$i_C = n \cdot \frac{\beta^2 + \beta}{\beta^2 + \beta + 2} \cdot i_R \approx n \cdot i_R \quad (11)$$

Where n represents the ratio of the emitter area of transistor Q_1 to transistor Q_3 . From (11), it can be concluded that i_C is determined when i_R is fixed. Compared to the traditional temperature compensation network (TTCN) shown in Fig. 9(a), by utilizing the current amplification function of Q_4 , current $i_{B1} + i_{B3}$ shunt to i_R were reduced greatly. Thus, current i_C is close to i_R , thereby effectively reducing the error introduced by the finite β value during the conversion of i_R to i_C . The direct result is that a smaller quasi-static current change will be obtained.

To verify the validity of the proposed temperature compensation bias circuit, the simulated results are compared with those of the uncompensated 26 GHz DA and 77 GHz PA, which has the same quiescent collector current at 25°C . As illustrated in Fig. 10, the uncompensated PA has quiescent collector current of 22.1 mA at room temperature, and it varies from 4.73 mA to 44 mA as the temperature changes from -40°C to 125°C . However, with the proposed temperature compensation network (PTCN), the quiescent current changes only from 18.2 mA to 22.2 mA. Meanwhile, with the traditional temperature compensation network (TTCN), the quiescent current changes from 17.3 mA to 23.5 mA. In comparison, the PTCN has better temperature compensation performance. Benefiting from the PTCN, the quiescent current of DA has also been greatly improved, as shown in Fig. 10. This means that with this PTCN, the output power of AMC fluctuates in a smaller range under high and low temperature conditions.

IV. THE AMC SUB-CIRCUITS DESIGN

In this section, we will present the circuit design methodology of the E-band AMC, including the consideration of each block, then present the simulated results of key building blocks. The detailed analysis and design of DA_{1,2} have been




Fig. 11. Schematic of the E-band frequency tripler.

described in Section III.A, and then the design of the E-band tripler and PA will be introduced in detail.

A. The E-Band Passive Double-Diode Based Tripler Design

The schematic of the E-band passive double-diode based frequency tripler is shown in Fig. 11, which comprise an input low pass (LP) matching network, an odd-order harmonic generator [24], and an output high pass (HP) matching network. For the E-band double-diode based tripler, one of the design difficulties is the suppression of the second harmonic signal, which is caused by the asymmetry of the external connection of the transistor. In this design, full consideration is given to the connection limitations of diodes based on transistors when forming the passive tripler core, and proposes a second harmonic suppression improvement technology based on the series microstrip line tuning units ($L_{Series1}$, $L_{Series2}$), as shown in Fig. 11. The detailed analysis of the principle of the second harmonic rejection is given in Section III.B, and the measured results show that the second harmonic suppression exceeds 30 dB in the AMC working frequency band.

Because the E-band frequency tripler adopts a passive structure, the harmonic signals which coupled from the output port to the input port are harmful to the desired third harmonic signal at the output port [25], [26]. In this design, a LP filter composed of a shunt capacitor C_4 and a series inductor L_3 is inserted between the input port and the passive tripler core. The capacitor uses high quality factor MIM capacitor, and the inductor is routed in a serpentine pattern to save chip area. Such LP filter at the input before the tripler core can not only provide a low-impedance path to the ground for each high-order harmonic signals reflected to the input, but also play the role of input impedance matching (IMN). Another harmonics rejection technique aims to suppress the unwanted harmful harmonics at the output (mainly fundamental and second harmonic signal), which is realized by a HP filter connected between the tripler core and the output port, as depicted in Fig. 11. The HP filter is implemented by a T-type network composed of series capacitors C_5 and C_6 , and parallel to ground inductance L_4 . With the help of the HP filter, the low-frequency signal is attenuated by 30 dB at the output of the tripler, which greatly improves the fundamental signal rejection performance of the AMC. Meanwhile, the second harmonic signals has also been further suppressed. The simulated insertion loss of the LP and HP filters are demonstrated in Fig. 12. It is clear that both filters show good frequency selection characteristics.




Fig. 12. The insertion loss of the simulated LP and HP filters.




Fig. 13. Schematic of the E-band PA.

B. The E-Band PA Design

Due to the limited output power of the passive tripler, the PA is adopted after the passive tripler to make the AMC have a higher third harmonic output power [27], [28]. At the same time, the band-pass impedance matching network (BMN) of the PA also has further suppression characteristics for the unnecessary harmonics in the AMC. The circuit schematic of the E-band two-stage single-ended cascode structure PA is shown in Fig. 13. Cascode topology is selected mainly because of its superior small-signal gain performance when compared with common-emitter topology. With higher single-stage small-signal gain, the number of cascading stages can be reduced, thus resulting in a much smaller chip area and lower power consumption. Different from the low frequency band DA shown in section III.A, in the E-band, the MaxGain of the traditional cascode topology PA is limited, and it is usually only a few dB without any gain enhancement technology. Therefore, in the design of the two-stage PA, the bypass capacitor-based gain and output power enhancement technique proposed in Section III.A is adopted. The size of the emitter of the first stage transistors (Q_7 , Q_8) is $8 \mu\text{m}$, and the capacitance of the corresponding bypass capacitor C_{tune1} is 65 fF. The emitter size of the second-stage transistors (Q_9 , Q_{10}) is $18 \mu\text{m}$, and the capacitance of the associated bypass capacitor C_{tune2} is 100 fF. In addition, in the design of the two-stage amplifier unit, the temperature compensation feed network proposed in section III.C is used to ensure that the amplifier show good performance under high and low temperature conditions.




Fig. 14. Die photograph of the E-band AMC.

For the two-stage PA, the first driver stage typically operates within the linear region to provide considerable small-signal gain and avoid signal distortion. The second-stage power amplifier unit is used to achieve higher output power, and the corresponding transistor size is larger [29], [30]. The bandwidth of the PA is typically limited by the frequency response of the passive networks, especially the last output power matching network. To achieve broadband performance, in the design of the PA output power matching network, a multi-level broadband impedance matching network composed of a series inductance TL_5 , a capacitor C_9 , an inductance TL_6 , and TL_7 connected in parallel to the ground is used. The output power matching network also shows bandpass characteristics, and the simulated insertion loss of the output power matching network is about 1.2 dB at 75 GHz.

It is worth noting that in the frequency band where the AMC works, the capacitance value of the RF PAD cannot be ignored. Therefore, in the design of the AMC input and output matching network, we incorporate the capacitance value of the PAD into the input and output matching network, and the capacitance value is about 28fF. In addition, the AMC is usually used with a PLL. If the output of the PLL does not have a DC blocking capacitor, a 1 pF capacitor can be connected in series with the input of the AMC first, and then the AMC and the output of the PLL can be connected.

V. FABRICATION AND EXPERIMENTAL RESULTS

The E-band AMC has been fabricated in a commercial 130 nm SiGe BiCMOS process with seven metal layers. The chip photograph is shown in Fig. 14 with chip area of $940 \times 730 \mu\text{m}^2$ including RF/DC bias pads. The DC power consumption of the AMC is 137 mW. The AMC is measured via on wafer probing, with bonding wires to supply DC power.

The measurement of the AMC mainly includes two parts, namely the test of the output power and the test of the suppression of each harmonic. For the output power measurement, the input fundamental signal is provided by Keysights vector signal source E8257D, and the corresponding fundamental signal power is directly controlled by the signal source. The output power was measured with Keysight N1914A power meter and corresponding power head. Besides, frequency of fundamental and second harmonic were analyzed using two




Fig. 15. Simulated and measured output power versus output frequency under 0 dBm input power at (a) 25 °C, (b) -40 °C, and (c) 125 °C.

configuration types: (1) Keysight N9030A spectrum analyzer for fundamental and (2) a V-band (50-75 GHz) harmonic mixer and N9030A spectrum analyzer for second harmonic. In addition, the losses caused by input coaxial cable, probe, and output waveguide have been calibrated.

Fig. 15(a) illustrates the measured results of the output power versus input frequency under input power level of 0 dBm at 25 °C. The results reveal that the 3dB bandwidth of the AMC under large-signal operation is approximately 18 GHz, ranging from 69 to 87 GHz. Benefiting from the proposed broadband high-performance impedance matching networks, the output power of the AMC is higher than 0 dBm over the entire E-band frequency at room temperature. The measured peak output power is 10.9 dBm at 77 GHz.

TABLE I
COMPARISON WITH SIGNAL SOURCE OPERATING IN SIMILAR FREQUENCY RANGES

Reference	[6]	[7]	[8]	[11]	[12]	[13]	[14]	This Work
Process	130 nm SiGe	130 nm SiGe	55 nm SiGe	65 nm CMOS	65 nm CMOS	130 nm SiGe	180 nm SiGe	130 nm SiGe
Topology	PLL+ $\times 4$	PLL+ $\times 2$	VCO+ $\times 4$	$\times 9$	$\times 3$	$\times 3$	VCO+ $\times 3$	$\times 3$
Frequency [GHz]	75-83	73.92-83.52	70-81	88-99.5	57-78	65-90	90-101	60-90
3 dB BW [GHz]	8	9.6	-	11.5	21	17	10.9	18
Pout [dBm]	9.5	-4	-	8.5	-2	9.9	-10.5	10.9
Harmonics Rejection [dBc]	-	-	-	>31	>20	>35	>20	>33.5*
Pdc [mW]	590	510	50	438	60	158	75	137
PAE [%]	1.51	-	-	1.62	1.05	5.18	0.12	8.25

* Within 3 dB BW.




Fig. 16. Simulated and measured output power and conversion gain of the AMC with the fundamental frequency of 25 GHz.




Fig. 17. Simulated and measured PAE of the AMC with the fundamental frequency of 25 GHz.

Comparing the measured results of the output power under different temperature conditions in Fig. 15 (a)(b)(c), it can be concluded that benefiting from the proposed temperature compensation bias network, the output power fluctuation range of the AMC is within 1.5 dB when the ambient temperature changes from -40°C to 125°C .

The simulated and measured third harmonic output power and conversion gain of the AMC versus input power at 25 GHz is illustrated in Fig. 16, from which it can be seen that the measured results match well with the simulation. Besides, the AMC achieves a measured peak conversion gain of 13.8 dB with -4 dBm fundamental input power. The simulated and




Fig. 18. Measured and simulated fundamental and second harmonic signal rejection of the AMC with the input power of 0 dBm.

measured PAE of the AMC (without DA₂) with the fundamental frequency of 25 GHz is depicted in Fig. 17. Benefiting from the bypass tuning capacitor in the single-ended DA and PA, the AMC demonstrate a record PAE of 8.25 % with the input power level of 0 dBm at 25 GHz. Fig. 18 plots the measured and simulated fundamental and second harmonic rejection versus input frequency at the input power level of 0 dBm. Thanks to the proposed unwanted harmonics rejection techniques, the results demonstrates that the measured fundamental and second harmonic suppressions within 3 dB bandwidth are better than 35 dB. As depicted in Fig. 18, the measured results and the simulation result show a large deviation, which may be caused by the frequency deviation of the HP or LP matching network in the AMC during the chip processing. To the best of the authors' knowledge, the proposed AMC has the highest output power and PAE that covers industrial temperature range compared with other silicon-based E-band or W-band frequency multipliers.

VI. CONCLUSION

This paper presents a monolithically integrated E-band amplifier multiplier chain (AMC) developed in 130 nm SiGe BiCMOS process, which is composed of a 25 GHz 1:1 PD, two 25 GHz DA, a 75 GHz passive frequency tripler, and a 75 GHz PA. By applying a bypass tuning capacitor based power enhancing technique in the single-ended DA and PA, the output power and power-added-efficiency (PAE) of the


AMC have been effectively improved. In the design of passive double-diode based frequency tripler core, the asymmetry of the layout often leads to poor second harmonic rejection. Therefore, the passive tripler core with second harmonic suppression is proposed in this AMC. In addition, the bias circuits with temperature compensation function are applied to the DA and PA to ensure the performance of the AMC when the temperature changes. Besides, the impedance matching networks with frequency selecting characteristics are adopted to further improve the harmonic suppression performance of the AMC. Benefiting from all the proposed methods, the AMC has a measured output power exceeding 0 dBm in the entire E-band frequency range with a peak output power of 10.9 dBm at 77 GHz, and exhibits a record PAE of 8.25 %. Within the 3 dB operating frequency range from 69 to 87 GHz, the rejection of fundamental and second harmonics are more than 33.5 dB. The AMC can work properly between -40°C and 125°C with the proposed temperature compensation bias circuits. Along with the considerable output power, PAE, high harmonics rejection, and wideband characteristic, the proposed E-band AMC is appropriate for various E-band communication or radar applications.

ACKNOWLEDGMENT

The authors would like to thank J. Ma for the chip test assistance.

REFERENCES

- [1] B. Razavi, "A millimeter-wave circuit technique," *IEEE J. Solid-State Circuits*, vol. 43, no. 9, pp. 2090–2098, Sep. 2008.
- [2] *Allocations and Service Rules for the 71-76 GHz, 81-86 GHz and 92-95 GHz Bands*, document FCC 05-45, 2005.
- [3] *Radio Frequency Channel Arrangements for Fixed Service Systems Operating in the Bands 71-76 GHz and 81-86 GHz*, document ECC Recommendation (05) 07, Dublin, Lugano, 2009.
- [4] D. Zhao and P. Reynaert, "A 40 nm CMOS E-band transmitter with compact and symmetrical layout floor-plans," *IEEE J. Solid-State Circuits*, vol. 50, no. 11, pp. 2560–2571, Nov. 2015.
- [5] T. Fujibayashi *et al.*, "A 76- to 81-GHz multi-channel radar transceiver," *IEEE J. Solid-State Circuits*, vol. 52, no. 9, pp. 2226–2241, Sep. 2017.
- [6] J. Vovnoboy, R. Levinger, N. Mazor, and D. Elad, "A fully integrated 75–83 GHz FMCW synthesizer for automotive radar applications with -97 dBc/Hz phase noise at 1 MHz offset and 100 GHz/mSec maximal chirp rate," in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, Jun. 2017, pp. 96–99.
- [7] J.-O. Plouchart, M. Ferriss, B. Sadhu, M. Sanduleanu, B. Parker, and S. Reynolds, "A 73.9–83.5 GHz synthesizer with -111 dBc/Hz phase noise at 10 MHz offset in a 130 nm SiGe BiCMOS technology," in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, Seattle, WA, USA, Jun. 2013, pp. 123–126.
- [8] L. Iotti, A. Mazzanti, and F. Svelto, "Insights into phase-noise scaling in switch-coupled multi-core LC VCOs for E-band adaptive modulation links," *IEEE J. Solid-State Circuits*, vol. 52, no. 7, pp. 1703–1718, Jul. 2017.
- [9] A. Y.-K. Chen, Y. Baeyens, Y.-K. Chen, and J. Lin, "A 36–80 GHz high gain millimeter-wave double-balanced active frequency doubler in SiGe BiCMOS," *IEEE Microw. Wireless Compon. Lett.*, vol. 19, no. 9, pp. 572–574, Sep. 2009.
- [10] M.-L. Chou, H.-C. Chiu, H.-L. Kao, and F.-H. Huang, "A 60-GHz CMOS frequency tripler with broadband performance," *IEEE Microw. Wireless Compon. Lett.*, vol. 27, no. 3, pp. 281–283, Mar. 2017.
- [11] N. Mazor and E. Socher, "Analysis and design of an X-band-to-W-band CMOS active multiplier with improved harmonic rejection," *IEEE Trans. Microw. Theory Techn.*, vol. 61, no. 5, pp. 1924–1933, May 2013.
- [12] Y.-T. Lee, Y.-H. Hsiao, and H. Wang, "A 57–78 GHz frequency tripler MMIC in 65-nm CMOS," *IEEE Microw. Wireless Compon. Lett.*, vol. 26, no. 9, pp. 723–725, Sep. 2016.
- [13] P. Zhou *et al.*, "A high-efficiency E-band SiGe HBT frequency tripler with broadband performance," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2018, pp. 690–693.
- [14] C.-C. Wang, Z. Chen, and P. Heydari, "W-band silicon-based frequency synthesizers using injection-locked and harmonic triplers," *IEEE Trans. Microw. Theory Techn.*, vol. 60, no. 5, pp. 1307–1320, May 2012.
- [15] D. Hou, J. Chen, P. Yan, and W. Hong, "A 270 GHz \times 9 multiplier chain MMIC with on-chip dielectric-resonator antenna," *IEEE Trans. THz Sci. Techn.*, vol. 8, no. 2, pp. 224–230, Feb. 2018.
- [16] Z. Peng, D. Hou, J. Chen, Y. Xiang, and W. Hong, "A 28 GHz low phase-noise colpitts VCO with wide tuning-range in SiGe technology," in *Proc. IEEE Int. Symp. Radio-Frequency Integr. Technol. (RFIT)*, Aug. 2018, pp. 1–3.
- [17] P. Zhou *et al.*, "A 150-GHz transmitter with 12-dBm peak output power using 130-nm SiGe:C BiCMOS process," *IEEE Trans. Microw. Theory Techn.*, vol. 68, no. 7, pp. 3056–3067, Jul. 2020.
- [18] H. Gao *et al.*, "A 48–61 GHz LNA in 40-nm CMOS with 3.6 dB minimum NF employing a metal slotting method," in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, May 2016, pp. 154–157.
- [19] A. Komijani and A. Hajimiri, "A wideband 77-GHz, 17.5-dBm fully integrated power amplifier in silicon," *IEEE J. Solid-State Circuits*, vol. 41, no. 8, pp. 1749–1756, Aug. 2006.
- [20] A. C. Ulusoy, M. Kaynak, V. Valenta, B. Tillack, and H. Schumacher, "A 110 GHz LNA with 20dB gain and 4dB noise figure in a $0.13\mu\text{m}$ SiGe BiCMOS technology," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2013, pp. 1–3.
- [21] D. Sandstrom, B. Martineau, M. Varonen, M. Karkkainen, A. Cathelin, and K. A. I. Halonen, "94GHz power-combining power amplifier with +13dBm saturated output power in 65nm CMOS," in *Proc. IEEE Radio Freq. Integr. Circuits Symp.*, Jun. 2011, pp. 1–4.
- [22] S. Smith, *Microelectronics Circuits*, 6th ed. Oxford, U.K.: Oxford, 1987.
- [23] Z. Chen and F. Zhu, "W-band inductor compensated doubly balanced I/Q mixer," *Electron. Lett.*, vol. 52, no. 13, pp. 1177–1179, 2016.
- [24] M. Cohn, J. E. Degenford, and B. A. Newman, "Harmonic mixing with an antiparallel diode pair," *IEEE Trans. Microw. Theory Techn.*, vol. MTT-23, no. 8, pp. 667–673, Aug. 1975.
- [25] K. Wu, S. Muralidharan, and M. M. Hella, "A wideband SiGe BiCMOS frequency doubler with 6.5-dBm peak output power for millimeter-wave signal sources," *IEEE Trans. Microw. Theory Techn.*, vol. 66, no. 1, pp. 187–200, Jan. 2018.
- [26] D. Shin and K.-J. Koh, "24-GHz injection-locked frequency tripler with third-harmonic quadrature phase generator," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 8, pp. 2898–2906, Aug. 2019.
- [27] P. Zhou, J. Chen, P. Yan, D. Hou, H. Gao, and W. Hong, "A broadband power amplifier in 130-nm SiGe BiCMOS technology," *IEEE Solid-State Circuits Lett.*, vol. 4, pp. 44–47, 2021.
- [28] K. Kim and C. Nguyen, "A V-band power amplifier with integrated Wilkinson power dividers-combiners and transformers in $0.18\text{-}\mu\text{m}$ SiGe BiCMOS," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 3, pp. 337–341, Mar. 2019.
- [29] P. Zhou *et al.*, "A 64-QAM 45-GHz SiGe transceiver for IEEE 802.11aj," in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, Aug. 2020, pp. 167–170.
- [30] P. Zhou *et al.*, "A -28.5 -dB EVM 64-QAM 45-GHz transceiver for IEEE 802.11aj," *IEEE J. Solid-State Circuits*, vol. 56, no. 10, pp. 3077–3093, Oct. 2021.



Peigen Zhou (Member, IEEE) was born in Henan, China, in 1992. He received the B.S. degree in radio engineering and the Ph.D. degree in electromagnetic field and microwave technique from Southeast University (SEU), Nanjing, China, in 2015 and 2020, respectively.

From 2019 to 2020, he was a Visiting Student Researcher with the Eindhoven University of Technology, Eindhoven, The Netherlands. Since 2021, he has been with the State Key Laboratory of Millimeter Waves, Southeast University, and is currently

a Post-Doctoral Researcher with the School of Information Science and Engineering. His current research interests include silicon-based millimeter-wave/THz on-chip wireless communication/radar phased-array transceivers.

Mr. Zhou was a recipient of the National Scholarship in 2016, the IEEE International Conference on Microwave and Millimeter Wave Technology (ICMMT) Best Student Paper Award, the Rohde-Schwarz Ph.D. Scholarship in 2017, the Vanchip Ph.D. Scholarship in 2019, and the Second Prize of the National Institute of Mathematical Modeling Competition in 2016.



Jixin Chen (Member, IEEE) was born in Jiangsu, China, in 1976. He received the B.S. degree in radio engineering and the M.S. and Ph.D. degrees in electromagnetic field and microwave technique from Southeast University, Nanjing, China, in 1998, 2002, and 2006, respectively. Since 1998, he has been with the State Key Laboratory of Millimeter Waves, Southeast University, and is currently a Professor with the School of Information Science and Engineering. He has authored and coauthored more than 100 papers and presented invited papers at ICMMT2016, IMWS2012, and GSMM2011. His current research interests include microwave and millimeter-wave circuit design and MMIC design. He is the Winner of the 2016 Keysight Early Career Professor Award. He has served as the TPC Co-Chair for HSIC2012 and UCMMT2012, the LOC Co-Chair for APMC2015, the Session Co-Chair for iWAT2011, ISSSE2010, and APMC2007, and a Reviewer for IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES and IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS.



Pinpin Yan (Member, IEEE) received the B.S. degree in radio engineering and the M.S. and Ph.D. degrees in electro-magnetic field and microwave technique from Southeast University, Nanjing, China, in 2000, 2004, and 2009, respectively. Since 2000, she has been with the State Key Laboratory of Millimeter Waves, Southeast University, and is currently an Associate Professor with the School of Information Science and Engineering. Her current research interests include microwave and millimeter-wave circuit design and monolithic microwave integrated circuit (MMIC) design.



Jiayang Yu (Student Member, IEEE) is currently pursuing the Ph.D. degree with the School of Information Science and Engineering, State Key Laboratory of Millimeter Waves, Southeast University, Nanjing, China. His current research interests include millimeter-wave integrated circuits for radar and high-speed communication.



Debin Hou (Member, IEEE) was born in Sichuan, China, 1983. He received the B.S. degree from the School of Physical Electronics, University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 2007, and the Ph.D. degree from the School of Information Science and Technology, Southeast University, Nanjing, China, in 2013.

In 2009 and from 2010 to 2012, he was with the Blekinge Institute of Technology (BTH), Sweden, and also with the Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore, as an Exchange Student. Since 2013, he has been with the State Key Laboratory of Millimeter Waves, Southeast University, and is currently a Lecturer with the School of Information Science and Engineering. He has authored over 20 technical publications. His current research interests include silicon-based/GaAs millimeter-wave/THz on-chip components, antennas, and integrated circuits. He has received the Jiangsu Excellent 100 Doctoral Dissertation Prize in 2014.



Hao Gao (Member, IEEE) received the B.Eng. degree from Southeast University, Nanjing, China, the M.Sc. degree in electrical engineering from the Delft University of Technology, Delft, The Netherlands, in 2008, and the Ph.D. degree from the Eindhoven University of Technology, Eindhoven, The Netherlands.

In 2008, he was with Philips Research, Eindhoven. In 2012, he was a European Marie Curie Researcher with Catena Wireless Electronics (Catena Group, NXP Semiconductor), Stockholm, Sweden. In 2014, he joined the ELCA-Group, Delft University of Technology, as a Research Scientist. Since 2016, he has been an Assistant Professor with the Eindhoven University of Technology, where he is currently a member on the Board of Technology Ethics Committee. He has also been a Consultant at NXP Semiconductor since 2016.

Dr. Gao was a recipient of the Philips Semiconductor Scholarship, Delft, in 2006. He was a recipient of the IMS and ISCAS Grant. He was a recipient and a co-recipient of several best paper awards, including the IEEE MTT-S Radio Wireless Week Award, the International Conference on Information and Communications Signal Processing Award, the IEEE MTT-S International Wireless Symposium Award, and the IEEE IMS Student Design Competition Award. He was also a co-recipient of the 2015 ISSCC Distinguished Technical Paper Award and the 2018 CATRENE Innovation Award within the EAST Project. He has served as a TPC for ISSCC SRP and IWS. He has served as the TPC Co-Chair for RFIT. He is an Associate Editor of *Wireless Power Transfer* journal (Cambridge).



Wei Hong (Fellow, IEEE) received the B.S. degree in radio engineering from the University of Information Engineering, Zhengzhou, China, in 1982, and the M.S. and Ph.D. degrees in radio engineering from Southeast University, Nanjing, China, in 1985 and 1988, respectively.

In 1993, 1995, 1996, 1997, and 1998, he was a short-term Visiting Scholar with the University of California at Berkeley and the University of California at Santa Cruz, respectively. Since 1988, he has been with the State Key Laboratory of Millimeter Waves and the Director of the Laboratory since 2003. He is currently a Professor with the School of Information Science and Engineering, Southeast University. He has been engaged in numerical methods for electromagnetic problems, millimeter wave theory and technology, antennas, and RF technology for wireless communications. He has authored and coauthored over 300 technical publications and authored two books.

Dr. Hong was an Elected IEEE MTT-S AdCom Member from 2014 to 2016. He is a fellow of CIE. He is the Vice President of the CIE Microwave Society and Antenna Society. He twice awarded the National Natural Prizes and thrice awarded the First-Class Science and Technology Progress Prizes issued by the Ministry of Education of China and Jiangsu Province Government. Besides, he also received the Foundations for China Distinguished Young Investigators and for Innovation Group issued by NSF of China. He is the Chair of the IEEE MTT-S/AP-S/EMC-S Joint Nanjing Chapter. He served as the Associate Editor for the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES from 2007 to 2010 and one of the guest editors for the 5G Special Issue of IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION in 2017.