# A controller for computer internal communication network 

## Citation for published version (APA):

Sung, C. S. (1978). A controller for computer internal communication network. Technische Hogeschool Eindhoven.

## Document status and date:

Published: 01/01/1978

## Document Version:

Publisher's PDF, also known as Version of Record (includes final page, issue and volume numbers)

## Please check the document version of this publication:

- A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.
- The final author version and the galley proof are versions of the publication after peer review.
- The final published version features the final layout of the paper including the volume, issue and page numbers.
Link to publication


## General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal.

If the publication is distributed under the terms of Article 25 fa of the Dutch Copyright Act, indicated by the "Taverne" license above, please follow below link for the End User Agreement:
www.tue.nl/taverne

## Take down policy

If you believe that this document breaches copyright please contact us at:
openaccess@tue.nl
providing details and we will investigate your claim.

TECHNISCHE HOGESCHOOL EINDHOVEN<br>Afdeling der Electrotechniek<br>Report on the project developped<br>by $C . S$. Sung in the period<br>November 77 till May 78.<br>NUFFIC adviser : Prof. Ir. A. HEETMAN

A CONTROLLER FOR COMPUTER INTERNAL COMMUNICATION NETWORK
C. S. SUNG

This project was supervised by Ir. M: P. J. STEVENS

May 1978

## INDEX

## ABSTRACT

1. INTRODUCTION
2. COMMUNICATION NETWORK
a. General
b. Functional blocks
3. MATRIX CONTROLLER
a. Specifications
b. Solutions
4. DESCRIPTION OF FUNCTIONAL BLOCKS
a. Line Circuit Interface
b. Console
c. Switching Matrix Interface
5. CPU DESIGN : HARDWARE
a. Microprocessor
b. Microprogram Controller
c. Pipeline
d. Clock
e. Internal Bus
f. Memory
g. Microprogram Store
h. Interrupt Control Unit
i. Lock/Key
j. Condition Selector
k. Mapping PROM and Vector Address
6. Watch Dog Timer
m. D-Register
7. CPU DESIGN : SOFTWARE
a. General System
b. Instruction set
c. Memory Organization
d. Microinstruction
e. Microprogram Store Organization
f. Internal Registers
8. MICROPROGRAMS
9. TESTING
10. APPENDICES
a. Microprogram Controller emulation
b. Connectors
c. Signal timing
d. Instruction codes
e. FPLA

## ABSTRACT

This report deals with a fast controller for a computer internal communication network. This network should provide reliable communcation among the independent processes within the computer. The controller, based on bit-slice microprocessors, besides dictating the actions to be taken by the network, must also look after the safety of the system. External error sources as well as internal misfunctionings have to be detected. The time delay to serve a request for a connection between two processes deeply affects the total computer performance, and it is supposed to be minimized.

## 1. INTRODUCTION

As the performance of the new integrated circuits improves ever more, it increases the advantage of spreading processing power

This collection of nodes together with its interconnecting channels can be regarded as one unique system, though complex it may be. Thus, it may be considered as one computer built up from a number of functional units which interact with one another. The performance of such a system is dependent not only upon the power
15 of each of its constituent nodes, but also upon the speed and reliability of the internal data communication between them.

It was decided at the THE in the group of Digital Techniques, to mount such an internal communication network in order to connect the various microcomputers in use and the in a number of intelligent nodes performing diverse tasks in parallel.

On the other hand, the growing volume of information to be exchanged among the nodes needs a sort of communication network to link them. different peripherals available, so that any device has access to all the others. The solution adopted was a duplex switching matrix to which all the devices are connected like subscribers to a telephone exchange.

The design of a fast controller for this switching matrix was the object of an effort contrived from November 77 to May '78. Due to the restricted time available, just part of the controller has been developed up to this date and it is exposed in this paper.

## a. General

An information exchange involves not only data but commands as well. Separation between both bit streams may be in time, in which case we need insert some overhead to make the distinction. For speed's sake, spatial separation was chosen, implying in the split of the Communication Network (CNET) in two networks, one for commands and the second for data transmission. As a consequence, an extra flexibility was gained, namely the possibility of exchanging data with a partner, and, simultaneously, commands with another partner.

This split brings along an improvement in the system's realiability. A collapse in one network may result in just a decrease in performance without hindering the working of the whole. This can be obtained by using the surviving network for both commands and data transmission using a temporal division. For sure, the devices should have the capacity to recognize and deal with such a situation. Since physically both networks are similar, the difference being merely in the kind of information flowing through them, they can be equally used should a single network breakdown occur.

For one network to survive independently of the other, it is required that their controls be independent, i.e., one controller for each network. The main units in a reliable system should always be duplicated, and having only one controller would expose the system to the risk of complete paralization in case of a software error.

A major factor affecting the efficiency of the CNET is the speed with which it can process the messages sent by the devices and perform the convenient actions. Roughly it can be stated that the delay for the establishment of a connection ought not to be larger than the average connection duration time.

The man-machine interface is another task to be tended for by the CNET, allowing the operator to obtain information on the

## b. Functional blocks (Fig. 2)

A block diagram of the CNET shows a clear symmetry between the Command and the Data networks. Each of them consists of 3 types of functional units: the Line Circuit (LC), the Switching Matrix (SM), and the Matrix Controller (MC). A Console shared by both halves completes the system.

Each port to the CNET possesses a LC. It is supposed to detect requests from the device, which are then signalled to the MC. Under the control of the $M C$, it can establish a communication between device and MC for message exchange or set a link between device and the $S M$. Here takes place the conversion from the 4-wire full-duplex channel with current-mode signaling to the internal signalling used in the $S M$ and vice-versa. The LC decouples electrically the channel and the internal circuitry, for safety purposes.

Furthermore, the LC participates in the testing and disconnection of the matrix crosspoints.

The LC here proposed differs from the present version (developped for a single $M C$ system), in that it cares only about one channel, either the Data or the Command channel, but not both. Requests for the Command network and for the Data network are sent through the respective channels, not all through the Command channel as in the present version. Thus, complete independence exists between both parts of the CNET.

The $S M$ is a 32 x 32 full-duplex matrix which crosspoints are thyristors. Connections are accomplished by activating pairs of thyristors, while disconnection occurs when the pair of LC's associated to that particular crosspoint is commanded to disactivate its thyristors. Interchannel crosstalk poses not much of a problem since digital data tolerates a low $\mathrm{S} / \mathrm{N}$ ratio without significant effects on the bit error rate.

Requests detected by the LC are served by the MC according to a priority scheme and each request is processed and all the appropriate measures are taken before the next one is served. Eventual uncoherences and errors found out during this processing
are signalled to the Console, and attempts to correct them are made. For statistics upkeep, the MC informs the Console about all requests received and the result of the actions performed.

Connections are laid across the SM's under the control of the MC which accionates the desired crosspoint establishing a 4-wire full-duplex link between a pair of ports. There is also the possibility of testing the crosspoint by sending from the MC, via one of the LC's associated to that crosspoint, a bit pattern which goes through the $S M$ and is detected by the other LC associated to that crosspoint. This LC conveys the received bits back to the MC which then verifies the integrity of the test pattern.

Network administration, fault detection and diagnosis constitute the main tasks of the MC.

The operator-CNET interaction is provided by the Console. It monitors the system's performance thanks to a constantly updated information received from the $M C$ concerning the network status, the start and the end of the connections, the faults detected. Besides, it transmits to the MC any operator's command demanding more information on the present network status or ordering modifications in it.

Being under a relatively light load, the Console can store the story of the CNET for further processing, aiming at statistical analysis which can help optimize the network utilization and also help discover the source of sporadic faults happening only under special or random conditions. Furthermore, preventive maintenance can also be scheduled by the Console since it can keep track of the story of the network components.

## 3. MATRIX CONTROLLER

a. Specifications

The 'intelligent' block of the CNET, the Matrix Controller (MC), has to satisfy a number of functional as well as safety requirements.

- Initializing the system, testing the network and updating the internal network maps.
- Periodic polling of the LC's to serve device requests according to a priority scheme. The selected LC is then supposed to put $M C$ and the requesting device in communication.
- Reception and processing of the message from the device, to check its validity.
- If valid and possible to be attended to, the desired action is carried out and eventually a confirming reply is transmitted back to the device. Otherwise, a convenient advise is sent back.
- If the desired partner is found already engaged in a conversation, there must exist the possibility to request a waiting connection, so that the link will be established as soon as the other device becomes available.
- Updating of the network maps and status.
- Testing, fault detection and correction as far as possible. The Switching Matrix crosspoints are to be tested; the integrity of the network must be protected from software errors in the $M C$, and if the network system goes astray, causing an excessive delay in the polling periodicity, this should be detected and selfrecovery procedures take place.
- Communication with Console to inform about the occurences and to perform commands from the Console.
- Waiting time for a device to have its request served should be minimum.
- Interfaces within the functional blocks of the CNET were quite loosely defined and no requirements were set for the internal architecture of the MC.
- No demands were put forward as to the type of printed circuit boards and components to be employed. Since it is not a commercial system, no preferencial component list or bus standard were imposed. Nevertheless, some practical limitations, as the excessive delay for the acquisition of certain components and a sensible commitment to the standard digital logic, did restrain the choice.


## b. Solutions

To speed up the request serving, we distribute the functions.

A Line Circuit Interface (LCI) takes care of scanning the LC's and assembling the messages arriving in serial mode into the parallel format, checking the code and eventually asking for retransmission, thus saving CPU time. In case of replies to be sent to the devices, the LCI receives them from the CPU in parallel and transmits them serially, generating the redundancy bits and, if necessary, retransmitting the message. Matrix crosspoint testing and disconnection commands are also channeled through the LCI.

Message processing and map updating are assigned to a dedicated processor (CPU) with an architecture specially adapted to its functions. Frequently accessed data is stored in a fast semiconductor memory while less often used data and programs are in a slower section of the RAM memory.

Implementation of the 'waiting connection' feature allowing formation of waiting queues, was limited to only one waiting partner a for every engaged device b. Should a third device also try to communicate with $\underline{b}$, the MC will reply with a device $\underline{b}$ busy message. When the device b finishes its conversation, immediately $\underline{a}$ gets a connection with b, at the same time freeing the waiting queue for b. Unlimited queueing (up to 30 devices might wait to talk with a certain partner) would require large queue maps, and time-consuming updating and searching. There is also a risk that a low priority device might stay indefinitely in queue.

The CPU instruction set is tailored for the particular tasks most often executed but also includes standard generalpurpose instructions to enable programming of less critical functions. This feature requires the possibility to microprogram, so that powerful instructions, implemented through special microprograms, deal with the critical functions. They are faster than the alternative of programming the tasks with standard instructions, which are not optimized for the specific goal and require more time since they need more accesses to the program memory to fetch the instructions.

Error detection and diagnosis are undertaken during the message processing by the CPU, which tries to verify the coherence between the memory maps and the message. For instance, a device requesting a new connection is supposed not to have a busy" status according to the map, but, should this not hold true, an attempt is carried out to find whether the device has committed a mistake or the map is incorrect.

In case a failure leads to improper behaviour of the CPU, a lock-key safety feature limits the access of a program to only certain parts of the sytem. Thus, eventually, havoc in the network or in the memory can be avoided. An attempt to violate a forbidden section causes a branch to a re-initialization procedure that tries to put the system back to the rails.

A Watch Dog Timer (WDT) looks after that the LCI is polled periodically. An excessive delay probably means a software error due to some particular conditions, that resulted in undefined loops. When too large a span of time elapses since the last polling, the Console gets a warning and then it ought to command the $M C$ to enter a reinitialization procedure, and it is hoped that the special circumstances leading to that error are not going to repeat. Afterwards, the Console may try to diagnose the error.

Due to the loose definition of the interfaces between the constituent blocks of the CNET, it was thought better to leave the LCI and the Console for a further development, when the console functions and the LC are clearly settled, lest eventual modifications in these definitions invalidate the design made.

Nevertheless, for the design of the CPU, many assumptions were taken about the LCI and the Console, and they are presented in the next chapter.

## 4. DESCRIPTION OF FUNCTIONAL BLOCKS

The CPU was developped based upon certain premises on the characteristics of the Line Circuit Interface, Console and Switching Matrix Interface. Due to the lack of time, these blocks were left aside untackled. For sure, they should be connectable to the Internal Bus, described in the following chapter.

## a. Line Circuit Interface (LCI) (Fig. 4)

On one side, it interfaces with the CPU and on the other, with up to 32 LC 's, which are under its command.

The LCI is connected to the Internal Bus as a peripheral with fixed address (established for ease of programming). It communicates only with the CPU, and since it is often contacted by the CPU, it should have fast buffers for this message exchange. Any outgoing data, either a device message or a LCI message, is pushed into the outgoing buffer. It works as a stack that pops one 12-bit word, writing it on the Internal Bus lines, every time the LCI is polled. Polling occurs when the CPU addresses the LCI in a read operation. Commands issued by the CPU to the LCI are sent on the Internal Bus by means of a write operation and they should be stacked into the incoming buffer. Speed requirements for these buffers are given in Appendix c.

The LCI is a finite-state machine initially in the 'idle' state, ignoring any requests from the LC's.

A normal sequence of events for the LCI is started by the arrival of $a^{\prime} S_{c a n}$ command from the CPU, making it go to the 'scan' state. Then, it has to scan the request lines of the LC's which correspond to unmasked bits in a Priority Mask. Masked LC's are not served.

After a device is chosen to be served, the LCI selects the coresponding LC (which is supposed to lay a two-way connection between device and the LCI as long as it is selected), acknowledges the request and expects the device to send the message, which is serial-to-parallel converted and stored in the outgoing buffer.

The LCI holds the LC selected while it waits for the CPU to poll, upon what the LCI pops the data of the outgoing buffer onto the internal data bus.

Now, one of four possible commands should come from the CPU :

- 'Break Xpoint' - the LCI must order the pair of LC's specified in the command to break the crosspoint. After this, LCI goes to the 'idle' state.
- 'Send message to device' - in which case the message is supposed to come in the next word sent on the data bus, and it will be transmitted after parallel-to-serial conversion with redundancy code generation is performed by the LCI. Then LCI goes to the 'idle' state.
- 'Test' - LCI must test crosspoint specified by the pair of addresses in the second word of the command and give the result with either a 'Test $0 K^{\prime}$ or a 'Test failed' message, before going to 'idle' state.
- 'Stop" - and LCI returns to 'idle' state.

After fulfilling the tasks, the LCI always liberates the selected $L C$, before going 'idle'.

Should a polling come when no requests at all have been detected or before a message has been completely received, then the LCI answers likewise by writing the contents of the outgoing buffer on the internal data bus, but, since its contents are always cleared after the last message is transmitted, this is understood by the CPU as "No message".

The CPU has at its disposal two other commands,

- 'Connection to device $a^{\prime}$ - only accepted by LCI when 'idle'. Then $\underline{a}$ is selected and the message contained in the second word of the command is forwarded to this device
- 'New Priority Mask' - only accepted by an 'idle' LCI, the next words supply the new Priority Mask.

The state diagram proposed in fig. 4 shows the allowed combinations, and it would be safe to have the LCI ask for inter ruption in case a violation of the permitted sequences is detected. This interruption should start a CPU procedure to
investigate the source of the error.
When its corresponding $L C$ is selected, a device with physical address a may send to the $M C$ one of the following messages:

- 'Connect a to b - where b is the logical address of the desired partner.
- 'Disconnect a and b' - which may mean that either there is a connection between both which must now be undone, or there is a waiting connection requested by a (and the desired partner b was engaged in a connection) but now a does not want to wait any longer.
- 'Inoperative' - device a is going out of operation and it is disabled for any connection from now on. Any remaining connection is broken.
- 'Operative' - device $\underline{a}$ is operating normally now.
- ${ }^{\prime}$ LOG $=a^{\prime}$ - answer to the command 'Your logical address?' from the MC.

When the LCI receives a device message, it must add the physical address af the requesting device, which is an information needed by the CPU. Thus, the internal format of a device message consists of two words, the first for the message code and the second for the data - physical address and logical address $\underline{b}$, which are read by the CPU in two consecutive read operations.

Besides, there are also messages originated in the LCI itself to the CPU. Two of them concern the result of a crosspoint test. The test consists of ordering the pair of LC's associated to that crosspoint to go into the 'test' state, in which they provide a duplex link from LCI to the Switching Matrix. So, the test pattern generated by the LCI goes, via one LC, across the SM and, via the other LC, it is received by the LCI, which then checks its integrity. Simultaneously, the inverse path is tested.

The LCI may send to the CPU:

- 'Test OK' - correct 2-way communication through the crosspoint. - 'Test failed' - at least one of the ways does not operate properly.
- 'No message' - when the outgoing buffer contains no message.
- 'LC a crazy' - a 2-word message, with the LC address á in the second one. It signals something wrong with that LC. By means of $a$ 'Send message to device" or a Connection to device $\underline{a}^{\prime}$ command, the $M C$ may send to the selected device the following messages:
- 'You are inoperative' - tells the device that it is disabled to receive or request connections. It is used as an acknowledgement to an "Inoperative" message from the device or as a notice that due to a command from the Console, it is being put inoperative now. While in this state, it cannot send a'Connect a to b' message, though its requests continue being served.
- 'You are operative' - now it is enabled to receive and request connections. It is used as an acknowledgement to an "Operative" message from the device.
- 'Xpoint defective' - answer to 'Connect a to b' message from the device, informing a that the tests made on the crosspoint (a,b) have failed and it should temporarily quit trying to contact b directly.
- 'Device b inoperative' - reply to a 'Connect áto bá message in case b is inoperative.
- 'Device b busy' - same as above, only that now b is engaged in a connection, and besides, there is already one device waiting to talk with b. So a should repeat later the attempt to contact $\underline{b}$.
- 'Connections disabled' - also a reply to 'Connect a to b', when the $M C$ is disabled to lay any new connection across the network.
- 'You are crazy' - reply to any device message that is deemed by the $M C$ to be improper for the present situation.
- 'Your logical address?" - question issued by the MC to update its internal maps.

These sets of messages above exposed are considered sufficient to deal with all the situations. In case of er or, either due to an invalid command code or an incorrect sequence of commands, the LCI resorts to an interrupt request as a means to
warn the CPU.
A proposed set of codes for the messages is exposed in the Appendix .

## b. Console

It is connected to the Internal Bus as a peripheral with fixed address $F_{16}$ (for ease of programming). Like the LCI it must be equipped with fast stack buffers to talk with the MC.

Console commands are polled by the MC in read operations and information about the network arrives in write operations, as well as by "bugging" the Internal Bus to overhear the messages sent by the LCI. Should something go awry and the Console not be polled after the due interval, it can resort to an interrupt request to force the acceptance of its command.

A tentative definition of the Console assigns to it two main statuses, dictated by some key on the Console panel: Disabled and Enabled.

- Disabled - the Console just receives information about the CNET, not being allowed to interfere. All messages issued by the LCI are to be received by the Console, which detects when the LCI is being polled by the CPU, and reads the message written by the LCI on the internal data bus.

Besides, the MC transmits in write operations to the Console, the results of the message processing - actions taken and eventual errors found. All the data collected can be processed by the Console to analyze the CNET traffic to optimize its performance. Failure may be diagnosed by studying the events' sequence preceding the error.

The set of one-word mesages issued by the MC comprises:

- 'Initializing' - sent at the start of the Initialization program to advise Console that the Watch Dog Timer must be ignored till the system enters the Network operation program.
- 'Reinitializing' - same as above, only that it is sent at the start of the Reinitialization program.
- "Disconnection failed" - the test made on the crosspoint shows that the disconnection command was not successfully carried out.
- 'Connection failed' - idem, but now the connection command was unsuccessful.
- 'Waiting connection' - the last connection request is on the waiting queue.
- 'Send Status Word' - when (Re)Initialization reaches the last stage, Console is requested to forward a new Status Word. At the same time, it is informed that after satisfying the request, the system is ready to go.
- 'LCI crazy' - results of the test on the crosspoint, performed by the LCI, are neither ok nor failed.
- 'Check LCI' - an interrupt request from the LCI implies that it has detected some fault.
- 'Check $S M^{\prime}$ - an interrupt request from the SMI implies that some fault was found in the Switching Matrix.
- 'Error messages' - bits 7,8,9,10 of the message indicate the number of the error found during a message processing.

See Appendix d for all the proposed codes.
When polled by the $M C$, the Console in Disabled status answers with a No commands' message.

- Enabled - Aside from performing the tasks described in the Disabled status, the Console is able to issue commands to the MC, which are stacked into the outgoing buffer. The proposed Console command set consists of:
- 'Load Memory' - Console wishes to load new data into the MC Memory.
- 'Dump Memory' - Console asks for the contents of parts of the MC Memory. Useful in case of a throrough diagnosis of a system failure.
- 'Dump registers' - same as above, now the MC internal registers are dumped.
- 'Go to $n^{\prime}$ - MC must start executing instruction in Memory address $n$.
- 'New Priority Mask' - A new Priority Mask for the LCI is .
given.
- 'New Status Word" - MC must adopt this new Status Word.
- 'Device ${ }^{\text {a }}$ off' - order for the $M C$ to consider the device a as inoperative. Same effect as a device message
'Inoperative'
- 'Device $\underline{a}^{\text {a }}$ on' - orders the MC to put device a operative.
- 'No commands' - there are commands presently.

In the Appendix $\underline{d}$, codes for the commands above are proposed.

## c. Switching Matrix Interface (SMI)

The SMI hangs onto the Internal Bus as a peripheral with a fixed address 1 (for ease of addressing it in a microprogram).

Under the command of the CPU, the SMI takes the measures necessary to lay the desired connections across the Switching Matrix. The commands arive in CPU write operations in which the data sent on the data bus consists of a pair of 5-bit addresses specifying the two ports to be linked. Appendix describes the command format.

Aside from this function, we propose that it should request an interruption to the CPU in case any problem happens to be detected, as for example, the absence of the Switching Matrix.

## 5. CPU DESIGN : HARDWARE (Fig. 4)

A microprocessor-based design was immediately assumed, in

The third microprocessor considered in the study was the Signetics $8 \times 300$, a device with high speed - 250 ns instruction cycle time - , designed for high throughput and endowed with good bit handing facilities. Though not microprogrammable, its instruction set and speed suit the necessities of the application.

The $8 \times 300$ has a 8 -bit wide data bus. Since up to 32 devices may be connected to the CNET, each requires a 5-bit address. As often enough a device message involves a pair of partners, 10 bits are needed to specify both of them. Thus, two 8-bit data words would have to be fetched, causing a loss of processing speed. Furthermore, the need for more data words goes agains the reduced number - eight - of internal registers making it certain that we would run short of registers during a device messagr processing. Since part of the data employed cannot be stored internally, more accesses to external memory would take place.

Adding the points, preference fell upon the Intel 3002. The elected data word length is 12 bits, with room for two 6-bit addresses, in case of CNET expansion up to 64 devices. Since data and instruction are not separate, also the same length applies for instruction. An array of six Intel $3002^{\prime \prime}$ s in parallel, accompanied by a carry look-ahead generator, the Intel 3003 , constitute the core of the CPU. As it can be seen in the Appendix d, this word length is about the ideal to accomodate the proposed instruction set. $\overline{D-B U S}$ lines. The 11 least significant A-outputs of the array traverse an Address Logic before they are entitled to control the ll A-BUS 1 ines. The most significant A-output is left unused.

Normally the Address Logic just inverts the A-outputs before writing them on the corresponding $A-B U S$ lines. However, when the Network Map is accessed, inversion occurs only for the 5 LSb , while the 5 MSb are forced LOW and the middle bit selects between Logical and Physical addresses, as explained further on.

The M-inputs to the $3002^{\circ}$ s associate one-to-one with the
 this register. Into the I-inputs, a mix of $D-R e g i s t e r$ outputs and Mask bits from the microinstruction word come, serving special purposes described later. Finally, the $K$-inputs (used for masking) are connected to the Mask field of the microinstruction.

Bit testing possibilities with the 3002 require an external logic to AND the partial results from each of the bit-slice
processors, thus generating the CO signal which is HI if the bits tested resulted to be all LOW.

## b. Microprogram Controller (Fig. 6)

To control the microprogram sequence, between the Intel 3001 and the Am 2910, the latter was reckoned better, due to its higher flexibility and ease of use. It was not available yet, but, using a pair of Am $2909^{\circ} s$ (microprogram sequencers), a PROM to decode the Am 2910 instruction code and a counter, the needed features of the Am 2910 were emulated. Four 74 S 08 buffers provide the capability to drive the Microprogram Store.

The limited microprogram address (only 9 bits), the reduced event counter capacity (only a 4-bit counter), the elimination of some microprogram sequence control instructions, simplified the complexity of the emulation circuit, and it was considered of little harm for our application. Compatibility remains, as soon as the Am 2910 takes its place, the old programs need suffer no modification, and then, its extra features can be used in the new microprograms.

Appendix a details the emulation circuit.
c. Pipeline (Fig. 8)

The pipeline consists of a bank of registers that, at the start of every machine cycle, store the microinstruction to be executed. It possibilitates overlapping the execution of a microinstruction with the fetch of the next one, since the Microprogram Controller may already calculate the next address and access the Microprogram Store while the rest of the machine is still executing the present microinstruction. Thus, the following one will be ready at the input of the pipeline soon enough.

With a pipelined configuration, shorter machine cycles can be obtained.
d. Clock (Fig. 10)

It consists of a counter, and a NAND buffer that supplies
the driving capability needed for the CK signal. The A0 signal also traverses a NAND buffer to ensure a better synchronism between both clock phases.

There two clock cycles : a slow one ( 450 ns ), in case the choice of the next microinstruction depends on conditions generated by the one present presently under execution, and a fast cycle ( 300 ns ), when we do not need to wait for conditions being now calculated in order to determine the next microprogram address. Additionally, the fast and slow cycles are used to provide the necessary timing for Memory, LCI, SMI and Console read/write operations. These blocks have a definite specification concerning read and write cycle times, so a determined sequence of fast and slow cycles applies for every contact the CPU wishes to establish with them. In Appendix c, the timing diagrams used for the calculation of the cycle times and read/write operations are detailed.

Selection of fast/slow machine cycle is governed by the $F$ bit in the microinstruction. The heavy load driven by the CK signal required the use of a buffer.

Nominal oscillator period is 150 ns , corresponding to 6.66 MHz .
e. Internal Bus

For internal communcation, it was adopted a bus structure composed of three parts:

A-BUS : 11 address lines commanded by the Address Logic of the CPU. Since no more than 16 peripherals are considered necessary, only the 4 LSb of the $A-B U S$ contain a valid information when addressing peripherals.
$\overline{D-B U S}: 12$ bidirectional data lines in inverted logic, onto which tri-state logic outputs are connected.
C-BUS : there are 9 control lines,

- A-BUS VALID - when the CPU writes LOW on this line, a valid address is present on the A-BUS. - D-OUT CK - in a CPU write operation, the $\overline{D-B U S}$
contents should be stored by the receiving end at the positive-going edge of this signal.
- D-IN CK - in a CPU read operation, $\overline{D-B U S}$ is read into the $D$-Register at the positive-going edge of this signal. Also used by the Console to overhear the LCI poliing.
- P/M - when HI, it selects a peripheral, implying that only the 4 LSb of the $A-B U S$ are meaningful. When LOW, memory is chosen, and all 11 A-BUS lines contain information.
- W/R - a write operation occurs when it is HI, and a read operation when LoW.
- INTREQ - the Interrupt Control Unit sets it LOW if an interrupt request with higher priority than the present interrupt level is present.
- ACK - for peripherals with undetermined access delay this line is used to signal back to the CPU when they are ready.
- WDT - when Watch Dog Timer detects a long time without LCI polling, WDT goes LOW.
- LAL - when power is turned ON or the Reset button is pressed, LAL goes LOW. It is a initialization signal for all units.
The first three control signal are inhibited if an incorrect read/write attempt happens. The logics for the generation of these signals is concentrated on a FPLA. See Appendix e.
f. Memory (Fig. 9)

Constantly demanded data and programs use a fast semiconductor memory, going from Memory address 0 to 255 , while a slower, and hence cheaper, semiconductor memory stores seldom accessed information, starting from address 256 onwards. It is expected that in normal operating mode the CPU will utilize but the fast portion. Initialization and Reinitialization may fit into this section, but diagnosis and special-purpose procedures will occupy
the other portion.
With 11 A-BUS lines, up to $2 K$ words can be reached, using memory words of 12 bits with inverted outputs to the $\overline{D-B U S}$ Iine . For specifications concerning memory access and write cycle times, go to Appendix c.
g. Microprogram Store (Fig. 7)

A11 microprograms are supposed to fit into a $512 \mathrm{X} 36-\mathrm{bit}$ PROM, called the Microprogram Store. The word length of 36 bits comes from the size of each microinstruction, as explained in the next chapter.

It comprehends two sections of 256 36-bit words, which do not interfere with each other, i.e., there are no cross references from one section to the other. In the lower half, occupying positions 0 to 255 , one finds the microprograms corresponding to the 38 standardinstruction. The upper half, from 256 to 511 , comprises the microprograms that treat the special instructions tailored for the message processing and switching functions. Though fewer in number, these instructions require lengthier execution.

As it concerns the speed, our timing calculations assumed a maximum access delay time of 70 ns for the PROM's. The next address comes from the Microprogram Controller early enough for the next microinstruction to be accessed in the Microprogram Store and to settle down at the inputs to the Pipeline. When another cycle starts, the Pipeline stores the data present at its inputs.
h. Interrupt Control Unit (ICU) (Fig. 11)

Based on an Intel 3214 chip, it serves up to 8 interrupt request lines. The CPU polls the ICU by a write operation, sending the contents of the Status Word. In fact, the ICU cares only about bits $0,1,2,6$ of the $\overrightarrow{D-B U S}$, where the present interrupt level and the interrupt enable bit are. In the next clock cycle, the INTREQ line is tested because only in this cycle it will be valid. Then, at anytime, the new interrupt level may be read on $\mathrm{D}=\mathrm{BUS}$ 1ines $0,1,2$ by means of a read operation.
$\overline{\text { INTREQ goes LoW just in case inter ruptions are enabled }}$ and an interrupt request with higher priority than the present interrupt level is present.

To address the ICU, we set in the microinstruction, NEXT ADDRESS field equal to $C_{16}$ (Load Counter and Continue) and CCSEL non-zero. This method of addressing takes advantage of the unfrequent use of these fields, so that no extra machine cycles or microinstruction bits are specially dedicated to control the ICU.

For a read operation, $\overline{D-R E G}$ is made LOW, while a write requires $\overline{D-E N A B L E}$ to be LOW. The FPLA takes care of decoding the ICU read, making $\overline{I C U R}$ LOW. In a ICU write operation, the FPLA makes $\overline{I C U W}$ go LoW. See Appendix e for more explanations.

More details on the timing appear in Appendix c.

## i. Lock/Key (Fig. 10)

Seven possible locks exist, each protecting determinate parts of the CPU from an eventual invalid access. Valid operations are tabulated below:

| Lock | Network Map | Rest of Memory | LCI SM I | Application |
| :---: | :---: | :---: | :---: | :---: |
| 1 | R, W | - | R, W | Message processing |
| 2 | R | - | - | Network Map dump |
| 3 | R, W | - | - | Network Map check |
| 4 | - | R | - | Instruction fetch |
| 5 | R, W | R, W | R, W | God's programs |
| 6 | - | R, W | - | Non-switching program |
| 7 | R, W | R, W | - | Diagnosis programs |

$$
R=\text { read allowed } \quad W=\text { write allowed }
$$

Peripherals may always be read and written.
The Lock Register updates its contents whenever the micro-
instruction contains NEXT ADDRESS equal to E 16 (Continue) and CCSEL non-zero. Then the CCSEL field is taken as the new value for the lock. Some critical microprograms immeadiately load an appropriate lock to prevent mishaps. When there is an attempt to perform a disallowed operation, the operation is inhibited so that no damage occurs, the $I / O$ ERROR bit goes HI forcing a jump to microprogram address $x F F$ (the MSb is not altered), where Reinitialization procedures start.

A FPLA performs the logics to survey whether such a violation has been attempted, and it is detailed in Appendix e.

## j. Condition Selector (Fig. 10)

It comprises a clocked register to prevent the asynchronous conditions from being admitted at improper moments, and a multiplexer, controlled by the CCSEL field in the microinstruction, to select the desired condition.

| CCSEL | Condition | Origin |
| :--- | :--- | :--- |
| 0 | I/O ERROR | Lock/Key |
| 1 | CO | 3002 array |
| 2 | WDT | Watch Dog Timer |
| 3 | ACK | Asynchronous peripherals |
| 4 | TRUE | (For unconditional branching) |
| 5 | - | (Goes HI when Event Counter $=0$ ) |
| 6 | EV.CNT | Interrupt Control Unit |
| 7 | INTREQ |  |

k. Mapping Prom and Vector Address (Fig. 6 and 10)

Every instruction arriving from the Memory via the $\overline{D-B U S}$ is clocked into the D-Register. The 8 MSb constituting the operation code of the instruction serve as an address to the Mapping prom which should output the $9-b i t$ address in the Microprogram Store where the corresponding microprogram starts. Messages, commands received from LCI and Console suffer the same decoding, thus being converted to a $9-b i t$ address pointing to the beginning of the
cor responding procedure. Invalid codes cause a branch to a microroutine that fetches the next instruction, so that they behave just like 'No Operation' instructions.

The 4 LSb in a standard instruction specify one of the internal registers, if it is a register addressing instruction. Otherwise, they are all Low.

Register addressing instructions need first branch to the appropriate routine that loads the working register with the contents of the desired register and then, at the end, stores back the result. The addresses of these routines come from the Vector Address, which in fact consists only of a 74125 tri-state buffer, since the addresses are directly derived from the 4 LSb of an instruction code, and from the EV. CNT signal which should be LOW at the beginning of the instruction and HI at the end. 1. Watch Dog Timer (Fig. 11)

Whenever the LCI undergoes a polling from the CPU, a pulse retriggers the Watch Dog Timer. It is basically a monostable multivibrator with a time setting around 50 to $100 \mu \mathrm{~s}$. The polling interval, during normal operation of the system, must not take longer than this setting or the WDT signal goes LOW and the Console is warned that the CPU has something wrong. By means of an interrupt request, the Console should command the CPU to renitialize.
m. D-Register (Fig. 10)

In every read operation, the data present on the $\overline{D-B U S}$ is clocked into the $D$-Register by the positive-going edge of the D-IN CK signal. We can also load this register with a word written on the $\overline{D-B U S}$ by the 3002 array, in order to use it either as in input to the Vector Address (when a branch to a register addressing routine is desired), or to shift the 5 MSb of the word into the 5 MSb position (due to the way the D-Register outputs connect with the $I$-inputs of the 3002 array).
6. CPU DESIGN: SOFTWARE
a. System (Fig. 14)

There exist four classes of programs: Initialization, Reinitialization, Network Operation and off-Line programs.

- Initialization program (Eig. 15 and 16)

When power is turned on, or the Reset button is pressed, the CPU is forced to execute the Initialization procedures starting at position 0 in the Microprogram Store. This base microprogram fetches from the Memory the first instruction of the Initialization program. The Console may also trigger execution of this programby an appropriate 'Go to $n$ ' command.

The Initialization progran, first sends the Console an 'Initializing' message and then polls the 3 highest priority interrupt lines, which should normally be HI. A LOW indicates a major error is being signalled by the unit associated to that interrupt line, which may be the Console, the LCI or the SMI. In this case, the Console receives a warning and the MC waits till an ACK comes from the Console, meaning that it should try again.

After none of the three interrupt requests remains, then the $S M$ is cleared, i.e., the $M C$ orders the breaking of all crosspoints, to assure no old connections are left over.

Every device possesses a characteristic address, named the logical address (LOG), by which it is known to the other. Due to the device-CNET interface standardization, a device may use any port of the CNET, implying its physical address (PHY) in the network, given by the physical position of the port it uses, independs of its LOG.

So, next in the Initialization program, through every port a "Your logical address?' message is transmitted. In case a device exists that uses that port, it must answer specifying its LOG with a ${ }^{\prime}$ LOG $=\underline{a}^{\prime}$ message. If, after a certain delay, no reply comes, the MC supposes the port is not being used and it goes on to repeat
the procedure with the next port. With this information, the Network Map is initialized.

At this point, the Console is demanded by the MC to 'Send Status Word'. After meeting this requirement, the Initialization is completed and the $M C$ stays in a Console polling loop, waiting for commands. For instance, modifications in the Network Map or in the Priority Mask can be ordered before a command to go to the Network Operation program finally allows the system to enter its normal operating mode. Any of the commands described in Chapter 4 , may be issued by the Console.

- Reinitialization program (Fig. 17)

In case of $I / O$ ERROR going $H I$, the microprogram control is handed over to the microinstruction at position 0FF16 (for standard instructions attempting to violate the LOCK) or postion $\operatorname{lFF}_{16}$ (for special instruction conflicting with the LOCK). At these positions starts the reinitialization procedure which loads a proper LOCK and orders fetch and execution of the first instruction of the Reinitialization program.

Reinitialization may also be provoked by an appropriate 'Go to $n$ ' command from the Console.

Differing from the Initialization, here the SM is not cleared and neither is the Network Map updated. Supposedly no damage has been inflicted upon the network, and we let it continue working and ignoring that a software error in the MC has happened.

Any error message still stored in the MC is forwarded to the Console before the latter receives a'Reinitializing' message. The three highest priority interrupts are checked, if any is Low, the Console is warned and a wait for ACK loop is executed. When everything is cleared up, a 'Stop' command is issued to the LCI and a 'Send Status Word" message to the Console. After this last message is answered, Reinitialization ends and the system stays in a Console polifig loop, expecting for a command.

- Network Operation program (Fig. 18)

The Network Operation program comprehends a few instructions
stored in the fast portion of the Memory. Basically, it is a loop that successively polls the LCI and the Console, looking for messages and commands to be processed. In normal operation, the system should stay in this loop, though it may temporarily deviate to some external procedures to serve some more complex Console commands. Only when explicitly commanded by the Console, or forced by special circumstances like I/O ERROR going HI and Reset button being pressed, it may leave the Network operation program.

Since the performance of the CNET relies heavily on the efficiency of the Network operation program, special instructions, corresponding to powerful dedicated microprograms, are implemented to optimize the speed.

During the LCI polling, either device messages or LCI messages may appear, since both types are stacked into the LCI outgoing buffer.

In normal operation, the valid messages that a requesting device with physical address a may forward to the LCI are:

- 'Connect $\underline{a}$ to b ${ }^{\prime}$
- 'Disconnect $\underline{a}$ and b"
. 'Inoperative"
- 'Operative"
and the messages that may be originated in the LCI are: - 'No message"
- 'Test ok' occur after a test is performed on a
- 'Test failed' Xpoint. So they don't appear in the
- 'LC a crazy" $1^{\text {st }}$ polling made by LCI MESS instr.

Different procedures are in charge of processing each message, confronting it agains the Network Map to verify any logical discrepancy. Should it be the case, an appropriate error number is written in the Status Word, and at the end of the processing, the Console is informed. The Network Map always undergoes the necessary updatings.

The message processing may generate one of the following commands, issued by the CPU to the LCI:

- 'Test"
- 'Break Xpoint"
- 'Send message to device', which is followed by the proper reply to the device:
. 'You are inoperative'
- 'You are operative'
- 'Xpoint defective"
- 'Device b inoperative'
- 'Device b busy'
- 'Connections disabled'
- You are crazy"

Besides, the Console gets a warning on the outcome of the device message processing in case not all goes smoothly. Otherwise, no message is generated by the MC, and it is assumed that the operation was caried out without problem. Since the Console overhears the messages transmitted by the LCI when it is polled by the CPU, no need to inform about the operation or the devices involved. The possible warnings are:

- 'Disconnection failed'
- 'Connection failed'
- 'Waiting connection'
- ${ }^{\prime} \mathrm{LCI}$ crazy'
. 'Error message $n^{\prime}$, where $n=1,2, \ldots, 16$
After the message processing is over, in the next instruction, the Console undergoes a polling and any of the nine possible Console commands may appear.

Aside from the 'Go to $n$ ' command, all the other commands lead to convenient procedures which, after performing their due tasks, finally provoke a return to the Network Operation program.

- Off-Line programs

Off-Line programs may include diagnosis and administration programs. Due to their non-critical character, they occupy the slower part of Memory, and execution only occurs through a 'Go to $n$ ' command from the Console, which should be aware that the network stays paralyzed as long as the $0 f f-L i n e$ programs are running.

Diagnosis procedures might simulate various events and
analyze the behaviour of the system, in an attempt to debug it. b. Instruction set

We can distinguish two classes of instructions: standard and special instructions.

- Standard instructions

They are meant for non-critical tasks as the off-Line programs, and seldom used functions as the Initialization program.

The addressing modes available :

- accumulator addressing (1- or 2-word instruction) - the internal register ACC is taken as the operand.
- register addressing (l-word instruction) - one of ten internal registers is the operand, according to the value asssumed by the 4 LSb of the instruction.
- immediate addressing (2-word instruction) - the operand is in the second word of the instruction.
- absolute addressing (2-word instruction) - if no indirection or indexation are indicated, the second word contains the operand address. Indirection is indicated by the MSb of the second word. Due to the dedicated purpose of the $M C$, only one-level deep indirection was considered sufficient.

Indexation is made possible by inserting the INDX instruction just before an absolute addressing instruction, which will then have an absolute indexed addressing. The index is given by the 6 LSb of the internal register specified in the INDX instruction.

This solution, though requiring one more instruction every time indexation is desired, enabled using any register as indes. Besides, if we dedicated one bit in the operation code to signal indexation, it would be hard to fit all codes needed. For simplicity, the index takes only the 6 LSb of the addressed register, allowing a value ranging from 0 to 63, which is enough for our applications.

Post-indexation is the rule for an absolute indirect indexed addressing mode.

| Mnemonics | Addr. mode | Operation | No. words | Comments |
| :---: | :---: | :---: | :---: | :---: |
| LOAD | $\begin{gathered} \mathrm{R} \\ \mathrm{~A} \\ \mathrm{I} \\ \hline \end{gathered}$ | $\begin{aligned} & R^{\prime} \leftarrow R \\ & A C C \leftarrow M \\ & A C C \leftarrow I \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \\ & 2 \\ & \hline \end{aligned}$ | Loads register $R$ (or ACC) with contents of the specified operand. |
| STORE | A | $\mathrm{M}-\mathrm{ACC}$ | 2 | Stores ACC into operand. |
| INP, n | $\begin{gathered} \mathrm{ACC} \\ \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \mathrm{ACC} \leftarrow \# \mathrm{n} \\ & \mathrm{M} \leftarrow \# \mathrm{n} \end{aligned}$ | $\begin{gathered} 1 \\ 2 \end{gathered}$ | Peripheral $n$ is read and the data stored in the operand. |
| OUTP, n | $\begin{gathered} \mathrm{ACC} \\ \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \# n \leftarrow \mathrm{ACC} \\ & \# n \leftarrow M \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Peripheral $n$ is written with contents of the operand. |
| XCH | $\begin{aligned} & \mathrm{R} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{ACC} \leftarrow \mathrm{R} \\ & \mathrm{ACC} \leftarrow \mathrm{M} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 2 \end{aligned}$ | Exchanges contents of ACC and the operand. |
| AND <br> IOR <br> XOR | $\begin{aligned} & \mathrm{R} \\ & \mathrm{~A} \\ & \mathrm{I} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{ACC} \leftarrow \mathrm{ACC} \theta \mathrm{R} \\ & \mathrm{ACC}-\mathrm{ACC} \theta \mathrm{M} \\ & \mathrm{ACC}-\mathrm{ACC} \theta \quad \mathrm{I} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \\ & 2 \end{aligned}$ | Performs logical AND,OR, Exclusive-OR between the specified operands. |
| A NDM <br> IORM <br> XORM | R | ACC-ACC 0 R | 2 | Same as above, but operation affects only the positions corresponding to $H I$ mask bits. |
| ADD | R <br> A I | $\begin{aligned} & \mathrm{ACC}+\mathrm{ACC}+\mathrm{R} \\ & \mathrm{ACC}+\mathrm{ACC}+\mathrm{M} \\ & \mathrm{ACC}+\mathrm{ACC}+1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \\ & 2 \end{aligned}$ | Sum of the specified operands is stored in register ACC. |
| I SZ | R | $\mathrm{R} \leftarrow \mathrm{R}+1$ | 1 | Increments/decrements R, skips |
| D SZ | R | $\mathrm{R} \uparrow \mathrm{R}-1$ | 1 | if result is zero. |
| CLEAR | R | $\mathrm{R} \sim 0$ | 1 | Register R is cleared |
| SET | R | $\mathrm{R} \leftarrow$ all $1^{\prime} \mathrm{s}$ | 1 | Register R is set all HI |
| CMPL | R | $\mathrm{R}-\overline{\mathrm{R}}$ | 1 | Register R is complemented |
| RTR, n | R | $R \leftarrow R$ rot. | 1 | $R$ is rotated right $n$ positions |
| JS BC, C | A | $\mathrm{PC} \leftarrow \mathrm{Ad}$ | 2 | Condit. branch to subroutine |
| JMPC, C | A | $\mathrm{PC} \leftarrow \mathrm{Ad}$ | 2 | Condit. branch to address Ad |
| RETC, C | R | $\mathrm{PC} \leftarrow$ Ret. | 1 | Condit. return from subroutine |
| I NDX | R | Index -R | 1 | 6 LSb of R taken as index. |
| LOCK, n | - | LOCK 4 n | 1 | LOCK gets new value $=\mathrm{n}$ |
| HALT | - | $\mathrm{PC} \leftarrow \mathrm{PC}$ | 1 | Halt till ACK = LOW comes |



The condition tested by the JMPC, JSBC, RETC instructions depends on the value of $c:$

| $c$ | condition |
| :--- | :--- |
| 0 | TRUE |
| 1 | ACC $=0$ |
| 2 | ACC $\neq 0$ |
| 3 | ACC $>0$ |
| 4 | ACC $<0$ |
| 5 | ACK $=$ LOW |
| 6 | WDT $=$ LOW |

When the condition is TRUE, branch occurs. Otherwise, next instruction is executed.

If $a$ branch to subroutine takes place, Program Counter and Status Word are saved in the Stack, as the Stack Pointer increases by two. In a return from subroutine, Program Counter and Status Word are restored, Stack Pointer is decreased by two.

ANDM, IORM, XORM are meant to endow bit handing capability, because the second word of the instruction is the mask. The logical AND, $O R$, XOR operation is performed only at the bit positions corresponding to $H I$ bits in the mask. Bit positions corresponding to LOW bits in the mask suffer no modification.

In RTR, $n$ instruction, the number of positions rotated varies from lo 8. In LOCK, n , the value of n goes from 1 to 7, the existing lock values.

When using registers, care must be taken with those used for special purposes, as detailed further on.

See Appendix d for proposed instruction codes.

- Special instructions

Designed to optimize speed in the critical section of the system, namely the Network Operation program, the special instructions have very specific tasks.

Inspecting the Network Operation block diagram (fig. 18) , two clearcut functions appear: LCI polling followed by the message processing, and then the Console polling with the command processing. Thus, two special instructions exist, each tackling one of these functions:

- LCI MESS - checks the Status Word to see whether scanning is allowed. If so, it polls the LCI and processes any of the four legal device messages or the 'No message' message. It orders the necessary actions and verifies coherence between Network Map and the message. It updates the Network Map, informs the Console about any misgoing. Then next instruction is executed, unless an interrupt request causes a branch to an interrupt subroutine.
- CONS COMM - Polls Console and carries out any valid command. Next instruction follows on, except if 'Go to n' was commanded. Also an interrupt request may deviate the program from the normal sequence.

Appendix d shows instruction codes.
The microprograms performing these special instructions are rather long but still they can execute the function faster than a program consisting of standard instructions.
c. Memory organization (Fig. 19)

Within the fast portion of Memory (address 0 to 255), the following divisions exist:

Addresses 000 to 063 - Network Map


Reinitialization programs
When a device requests a connection, it specifies the LOG address of the desired partner, but the MC needs the corresponding PHY address to know to which port the called partner is connected. Thus, a LOG-to-PHY conversion table occupies the second half of the Network Map, positions 032 to 063 , corresponding to LOG addresses 00 to 31 respectively. Thus, by adding 32 to the LoG address we have the address into the LOG-to-PHY table. Besides the 5-bit PHY address, each word contains information about the present state of this device:

WAITING (1 bit) - if $H I$, this device has requested a connection that has not been completed, but it is on the waiting queue of the desired partner.
QUEUE (1 bit) - if HI, there is a device in its waiting queue wishing to talk with it as soon as it becomes free. WAITING PART (S bits) - if QUEUE = HI, this field contains the LOG address of the partner which is waiting in its queue.


Conversely, when the MC knows PHY, a PHY-to-LOG table provides the inverse conversion. This table goes from position 0 to 31 of the Network Map and the PHY address is directly used as the entry point to this table. Aside from the LOG address, the word has some information on the device's present state:
$\overline{O N}(1$ bit) - if LOW, the device is operative. Otherwise,
it is inoperative.
FREE (l bit) - if $H I$, it is not engaged presently in any connection. If LOW, it is either already talking or it is
in the waiting queue to talk with someone.
PARTNER (5 bits) - if FREE = LOW, it contains the LOG address of its partner. In case this device is in the waiting queue of some other, this field has the LOG of the desired partner.


The Subroutine Stack permits up to 16 levels of subroutine nesting. The Stack Pointer (SP) in the CPU always points to the next free position. A subroutine branch saves in the first free word the Status Word and in the next cell the Program Counter (PC). Thus 2 stack words go for every level of nesting. A subroutine return restores the $P C$ and the $S t a t u s$ Word, the $S P$ is decreased by two.

Each interrupt level has a corresponding Interrupt Vector, which content is the address of the appropriate interrupt subroutine. Similarly, the $I / 0$ Error Vector supplies the address of the Reinitialization program and the Initial Vector is the starting address of the Initialization program.

Initialization and Reinitialization programs are expected to fit within the alloted space. Otherwise, the slower Memory may be used.

## d. Microinstruction

The length of a microinstruction may vary widely. Aside from the compulsorily fixed fields, some other may vary in length or may even be omitted. The larger the number of bits, the easier is the control over all the parts of the CPU. But, on the other hand, more memory goes to store the microprograms.

Only one microinstruction format was adopted, because of the impossibility to multiplex fields which are not simultaneously used.

Compulsory fields (always needed) :

- FUNCTION (7 bits) - it is the instruction for the $3002^{\prime}$ s.
- A-ENABLE ( 1 bit) - enables the A-outputs of the $3002^{\prime} s$.
- D-ENABLE (l bit) - enables the D-outputs of the $3002^{\circ} s$ to write on the $\overline{\mathrm{D}-\mathrm{BUS}}$.
- $\bar{C} \bar{I}$ (1 bit) - carry-in for the $3002^{\prime}$ s, connected to the CI-input of the least significant 3002 .
- NEXT ADDRESS (4 bits) - instruction for the Microprogram Controller.
- MASK (5 bits) - connected to the K-inputs of the $3002^{\prime}$ s. Though 12 bits would endow more flexibility, a 5-bit MASK fulfills the needs.
- F (l bit) - dictates whether the clock cycle is slow ( $\mathrm{F}=\mathrm{LOW}$ ) or fast ( $\mathrm{F}=\mathrm{HI}$ ).
- $\overline{\mathrm{D}-\mathrm{REG}}$ (l bit) - enables loading the D-Register with the contents of the $\overline{\mathrm{D}-\mathrm{BUS}}$.

Non-compulsory fields (needed in some microinstructions) :

- PL ADDRESS (8 bits) - only necessary to specify branch address or the value to be loaded into the event counter.
- CCSEL (3 bits) - required in conditional branching microinstructions to select the condition. Also used as the new value for LoCK in a load lock operation, and to address the ICU. Normally it must be all LOW.
- MAP (l bit) - normally LOW, it goes HI only when we address the Network Map, the LCI and the SMI. It zeroes the 5 MSb of the A-BUS and makes bit 5 follow the $L / P$ bit of the microinstruction, in order to facilitate addressing the Map. It also indicates to the Lock/Key unit when LCI, SMI and Network Map are being addressed.
- M (l bit) - in read/write operations, together with the $F$ bit, it determines the pattern for the $C-B U S$ signa's involved in the operation.
- L/P (lbit) - by controlling bit 5 of the A-BUS, it selects between the LOG address (L/P $=H I$ ) and the PHY address ( $L / P=L O W$ ) when the Network Map is accessed. Also intended to facilitate accessing the Map. Normally it must stay LoW.
- $P / M$ ( 1 bit) - for read/write operations, distinction is made between Memory ( $P / M=L O W$ ) and a peripheral ( $P / M=H I$ ). Controls directly the $P / M$ line of the $C-B U S$. The $\overline{M A S K}$ is so connected to the K-inputs of the 3002 array that,


Besides, the 5 MASK lines also go the 5 MSb of the I-inputs to the 3002 array in order to generate the warning messages sent to the Console if a mistake happens to appear during a message processing.

As shown already, the Microprogram Store is divided in two halves of 256 positions, such that a microprogram in one section needsd not to access the other half. Thus, an 8-bit PL ADDRESS suffices for any jump within a microprogram, while the MSb (bit 8) of the microprogram address remains unchanged.

The CCSEL field is zero when the next microinstruction address does not depend on any condition. This arises from the fact that CCSEL $\neq 0$ and NEXT ADDRESS $=C_{16}$ or E 16 provoke ICU addressing or Lock Register loading, respectively.

The fields occupy the following positions within the microinstruction:

| Field | Bit positions |
| :---: | :---: |
| MASK 0 to 4 | 00 to 04 |
| FUNCTION 0 to 6 | 05 to 11 |
| $\overline{\mathrm{CI}}$ | 12 |
| CCSEL 0 to 2 | 13 to 15 |
| $\overline{\text { D-ENABLE }}$ | 16 |
|  | 17 |
| $\overline{\mathrm{D}-\mathrm{REG}}$ | 18 |
| P/M | 19 |



Field values in various circumstances:

|  |  |  |  |  |
| :--- | :---: | :---: | :---: | :--- |
|  | A-ENABLE | $\overline{D-E N A B L E}$ | D-REG | Comments |
| Read operation | 0 | 1 | 0 | MAP, L/P,P/M,F,M assume |
| Write operation | 0 | 0 | 1 | the convenient values. |
| D-Reg. 4 Working | 1 | 0 | 0 | M = LOW |
| register AC |  |  |  |  |


|  | MAP | L/P | P/M | M | Comments |
| :--- | :---: | :---: | :---: | :---: | :--- |
| LCI/SMI address. | 1 | 0 | 1 | 0 | 4 LSb of A-BUS $=0 / 1$. |
| Console address. | 0 | 0 | 1 | 0 | 4 LSb of A-BUS = F16 |
| Netw. Map addr. | 1 | - | 0 | 0 | L/P,A-BUS assume desired value. |
| Rest of Memory | 0 | 0 | 0 | - | A-BUS contains 1l-bit address. |


|  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | CCSEL | NEXT ADDR. | D-ENABLE | D-REG | Comments |
| Lock loading | n | E 16 | x | x | LOCK $-\mathrm{n} \quad(\mathrm{n}=1, \ldots, 7)$ |
| ICU write | $\neq 0$ | C | 16 | 0 | 1 |
| ICU read | $\neq 0$ | C | A-ENABLE $=\mathrm{HI}$ |  |  |
|  |  |  |  |  |  |

e. Microprogram Store Organization (Fig. 19)

It comprises two sections, one for the microprograms corresponding to the standard instructions and the other for the special instructions. The initialization base microprogram starts at address 0. It must load a proper lock and next, fetch the first Initialization program instruction from the Memory and start executing it.

When I/O ERROR goes HI, a branch occurs to the microinstruction address $0 F_{16}$ (for standard instructions trying to
violate the Lock/Key scheme) or $1 \mathrm{FF}_{16}$ (for special instruction conflicting with the Lock). Thus, these positions are supposed to contain the start of the reinitialization microprocedure, that similarly hands over the control to the first instruction of the Reinitialization program.

Furthermore, addresses 0 E $0_{16}$ to $0{ }^{5} 5{ }_{16}$ contain the routines dealing with the register addressing instruction. They load the internal working register AC with the contents of the addressed register, at the beginning of the instruction execution. At the end, if necessary, these routines store the result back into the desired register.

Excepting these special positions, the microprograms may occupy any other position.

## f. Internal registers (Fig. 19)

The Intel 3002 offers 11 internal registers: $A C, T, R 1$, R2, ..., R8, R9.

AC commands the D-outputs and it is an implicit operation in many 3002 microinstructions. So, it cannot be used to store information, and it is our internal working register, not directly accessible by the instructions.

T is the accumulator ACC as far as the instructions are concerned.

R9 contains the Status Word and the Error Number. $\left.\begin{array}{rll}\text { Bits } & 0 \text { to } 3 & -\frac{\text { Present Interrupt Level }}{4} \\ 5 & -\frac{\text { Scan Enable }}{\text { Conn Enable }} \\ 6 & -\frac{\text { Int. Enable }}{}\end{array}\right\}$ Status Word 7 to 11 - Error Number
Present Interr. Level occupies 4 bits foreseeing a possib’e expansion to accomodate 16 interrupt lines. Higher priority corresponds to higher level

ScanEnable, when Low, LCI may be polled. Conn Enable when LoW, connection requests from devices may be carried out. If Int. Enable is LOW, ICU attends interrupt requests.

Error number equal to 0 means no error has been detected. R8 is used as the ll-bit Program Counter (PC). The MSb is not used.

R7 contains the ll-bit Stack Pointer (SP). MSb not used.

R6 saves the last message received from the LCI during the Network Operation program.

R5 has in bits: 0 to 5 - Index (ranging from 0 to 63)
6 - Condition: HI = TRUE
LOW = FALSE
7 to ll-all LoW = no indexation
al1 $\mathrm{HI}=$ Index must be added to the absolute addr.

An INDX instruction provokes the Index field in R5 to be loaded with the 6 LSb of the register addressed while bits 7 to 11

5 in R5 are set $H I$. After an absolute addressing instruction appears, these latter bits are cleared.

Finally, there is an internal register MAR which only use is to command the A-outputs of the 3002 . So, it should contain the desired address in a read/write operation.

## 7. MICROPROGRAMS

Attention was focused on the microprogram performing the special instruction LCI MESS.

LCI messages have the message code in the first word and the addresses of the devices involved, in the second.

If Scan Enable is HI, a branch to the microroutine Next Instruction occurs. If LOW, LCI is polled and the first word suffers decoding by the Mapping PROM, generating the address in the Microprogram Store where the convenient procedure for that message begins.

The LOG-to-PHY conversion word of the requesting device $\underline{a}$, indicated as (LOG-a), is loaded into register R5. The PHY-to-LOG conversion word, (PHY-a), goes into R4. If another device b is involved, (LOG-b) goes into R3, and R2 gets (PHY-b). Thus, during processing, all data needed is available internally, saving accesses to the Network Map.

The philosophy of the consistency verifications made on message and Map is that, in case of doubt, it is better not to connect. Otherwise, as the errors accumulate, we may end up with a congested network, full of wrong connections that stay there permanently. Whenever doubtful connections may exist, disconnection is ordered. Thus, degradation of the CNET due to an eventual series of errors is avoided.

At the end of the procedure, Network Map is updated, and the Next Instruction microroutine is executed. In this routine, an eventual error message is forwarded to the Console, if there is an error number stored in register R9. Interrupt requests are polled and if no branch to an interrupt subroutine is forced, then the next instruction is fetched.

The convention for the flow diagrams in fig. 20 to $2 B$, is: LOG-x $=$ LOG address of device $\underline{x}$ PHY-x $=$ PHY address of device $\underline{x}$
$\underline{a}=$ requesting device
$\underline{b}=$ device with whom $\underline{a}$ is talking or wants to talk. LOG-b is given either in the device message or by the PARTNER
field of (PHY-a).
$\underline{c}=$ device that is waiting to be connected to a. LOG-c is given by the WAITING PART field of (LOG-a).

The CONS COMM special instruction was not developped since the Console is yet unclearly defined and modifications inay invalidate most of the effort.

The standard instructions, due to the want of time, were only partly developped. Three phases exist in an instruction: fetch, addressing and execution.

The instruction fetch microroutine, which brings to the D-Register the instruction pointed at by the PC, and the addressing microroutine, fetches the desired operand at the start of the instruction and stores the result at the end (if necessary), are detailed in fig. 29. Both routines are common to most of the instructions.

Most of the execution microprograms are more or less straightforward, requiring few microinstructions. There is a kind of standardization in that the working register AC contains the needed operand at the start of the execution phase, and the result of this phase is left also in AC.
8. TESTING (Fig. $30,31,32$ )

As stated before, only the CPU came to be implemented. Some difficulties were met in trying to get the components, and in fitting the odd-sized wire-wrap boards available in the group $E B$ into $a$ double Euroformat rack.

The CPU was wirewrapped instead of soldered because of the limited time avilable. Though the high crosstalk foundin wirewrapped circuits prevents a high frequency clock to be employed, nevertheless, the idea can be tested. A printed circuit board version may be developped in case the CPU is found to perform satisfactorily.

Furthermore, all PROM's were substituted by 2708 UVerasable PROM's with 450 ns. access time, far more than the 70 ns. access time specified for the MMI 6301 which should be employed in the final version. Since speed does not constitute the present goal, the advantage of reprogrammability is invaluable in the prototype development.

To help debugging, a panel was added, where the main signals can be visualized by means of LED's. A burning LED means the corresponding bit is ' $l^{\prime}$, in positive logic. Due to the absence of a CPU internal oscillator, an external oscillator input as well as a single step switch are provided. Data may be input through the switches directly connected to the $\overline{D-B U S}$. Seefig. 12 and 13.

Up to date, the hardware units have been tested separately, but the CPU as a whole has not been submitted to test. It is expected that the CPU, viewed from the hardware point of view will not present major troubles. Also the microprograms corresponding to the standard instructions are rather straightforward.

Microprogram allocation in the Microprogram Store presents no difficulty since the Microprogram Controller offers much flexibility.

The main task consists in implementing the lengthy microprograms that perform the special instructions. After this, the next step is to develop the Initialization, Reinitialization
programs and then, some diagnosis programs. The Network Operation program is reduced to about three instructions, since the load is assumed by the microprograms.

To whoever, if anyone, comes to continue the project, I wish much success.

APPENDIX a: Am 2910 Microprogram Controller Emulation (Fig. 6)

The PROM used for decoding the Am2910 instructions has as inputs:

NEXT ADDRESS, CC, I/O ERROR connected to the address liines.
Initially a Harris HPROM 0512 with $64 \times 8-b i t$ words was supposed to be used, but due to lack of a proper programmer, an Intel 2708 took its place and only 64 of the lK words contain information. The contents of the PROM are in the table next page.

I/O ERROR $=\mathrm{HI}$ sets HI all the outputs of the Am $2909^{\prime}$ s and provokes an unconditional JUMP PL. This feature can only be implemented in the Am2910 by connecting I/O ERROR to its $\overline{O E}$ input. When the signal goes HI, all the Am 2910 outputs go to a high impedance state, which causes the 74 SO 8 buffers to go all HI, thus having a similar final effect, i.e., to force execution of microinstruction at address $\times \mathrm{FF}_{16}{ }^{\circ}$

The Am 2910 features not present in the emulator are: - THREE-WAY BRANCH intruction (code $\mathrm{F}_{16}$ ) was in fact substituted by a REPEAT LOOP, CNTRキ0.

- JMP ZERO does not clear internal stack because the Am2909 possesses no such facility.
- In COND JSB R/PL and COND JUMP R/PL, if Register is selected, it always gives 00 address.
- The 4-bit event counter employed has much smaller counting capability than the $12-b i t$ counter present in the Am2910.

The Am 2910 is supposed to be connected as below:


| ADDRESS INPUTS |  |  | OUTPUTS |  |  |  |  |  |  |  | INSTRUCTION for microprogram CONTROLLER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I} / 0$ <br> ERROR | CC | NEXT ADDR. $\begin{array}{llll} 3 & 2 & 1 & 0 \end{array}$ | $\overline{\overline{L D}} \overline{\mathrm{CNT}}$ | $\overline{\text { EN }}$ | $\overline{\text { PL- }}$ | $\overline{\text { MAP- }}$ | PUP | $\overrightarrow{F E}$ | S 1 | S0 |  |
| 0 | 0 | 00000 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | JUMP ZERO |
| 0 | 0 | $\begin{array}{lllll}0 & 0 & 0 & 1\end{array}$ | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | COND JSB PL |
| 0 | 0 | $\begin{array}{lllll}0 & 0 & 1 & 0\end{array}$ | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | JUMP MAP |
| 0 | 0 | $\begin{array}{lllll}0 & 0 & 1 & 1\end{array}$ | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | COND JUMP PL |
| 0 | 0 | $\begin{array}{lllll}0 & 1 & 0 & 0\end{array}$ | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | PUSH/COND LD CNTR |
| 0 | 0 | $\begin{array}{llll}0 & 1 & 0 & 1\end{array}$ | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | COND JSB R/PL |
| 0 | 0 | $\begin{array}{lllll}0 & 1 & 1 & 0\end{array}$ | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | COND JUMP VECTOR |
| 0 | 0 | $\begin{array}{lllll}0 & 1 & 1 & 1\end{array}$ | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | COND JUMP R/PL |
| 0 | 0 | 1000 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | REPEAT LOOP, CNT $\neq 0$ |
| 0 | 0 | $1 \begin{array}{llll}1 & 0 & 0 & 1\end{array}$ | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | REPEAT PL, CNT $\ddagger 0$ |
| 0 | 0 | 10010 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | COND RTN |
| 0 | 0 | $\begin{array}{llll}1 & 0 & 1 & 1\end{array}$ | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | COND JUMP PL\&POP |
| 0 | 0 | $\begin{array}{llll}1 & 1 & 0 & 0\end{array}$ | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | LD CNTR\&CONTINUE |
| 0 | 0 | 11101 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | TEST END LOOP |
| 0 | 0 | $\begin{array}{lllll}1 & 1 & 1 & 0\end{array}$ | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | continue |
| 0 | 0 | $\begin{array}{lllll}1 & 1 & 1 & 1\end{array}$ | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | REPEAT LOOP, CNTキ0 |
| 0 | 1 | 00000 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | JUMP ZERO |
| 0 | 1 | $\begin{array}{lllll}0 & 0 & 0 & 1\end{array}$ | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | COND JSB PL |
| 0 | 1 | $\begin{array}{lllll}0 & 0 & 1 & 0\end{array}$ | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | JUMP MAP |
| 0 | 1 | $\begin{array}{lllll}0 & 0 & 1 & 1\end{array}$ | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | COND JUMP PL |
| 0 | 1 | $\begin{array}{lllll}0 & 1 & 0 & 0\end{array}$ | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | PUSH/COND LD CNTR |
| 0 | 1 | $\begin{array}{lllll}0 & 1 & 0 & 1\end{array}$ | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | COND JSB R/PL |
| 0 | 1 | $\begin{array}{lllll}0 & 1 & 1 & 0\end{array}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | COND JUMP VECTOR |
| 0 | 1 | $\begin{array}{lllll}0 & 1 & 1 & 1\end{array}$ | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | COND JUMP R/PL |
| 0 | 1 | 10000 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | REPEAT LOOP, CNT $\neq 0$ |
| 0 | 1 | $\begin{array}{lllll}1 & 0 & 0 & 1\end{array}$ | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | REPEAT PL,CNT $=0$ |
| 0 | 1 | $\begin{array}{lllll}1 & 0 & 1 & 0\end{array}$ | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | COND RTN |
| 0 | 1 | $\begin{array}{lllll}1 & 0 & 1 & 1\end{array}$ | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | COND JUMP PL\&POP |
| 0 | 1 | $\begin{array}{llll}1 & 1 & 0 & 0\end{array}$ | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | LD CNTR\&CONTINUE |
| 0 | 1 | $\begin{array}{lllll}1 & 1 & 0 & 1\end{array}$ | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | TEST END LOOP |
| 0 | 1 | $\begin{array}{lllll}1 & 1 & 1 & 0\end{array}$ | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | CONTINUE |
| 0 | 1 | $\begin{array}{llll}1 & 1 & 1\end{array}$ | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | REPEAT LOOP, CNT $\neq 0$ |
| 1 | x | $\mathrm{x} \times \mathrm{x} \times$ | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | I/O ERROR |

## APPENDIX b: Connectors

The connections between the wirewrapped boards go through two 70-pin connectors. As we look at the components' side of the board, we have the Left connector and the Right connector. Each connector possesses two rows of 35 pins: row a on the connections ${ }^{\text {a }}$ face and row b on the components face. Pins are numbered lo 35 starting from the right end of the connector as we face the components side of the board.

The table on the next page shows the pin assignment.

| PIN | LEFT a $\cdot \ldots$. | LEFT b | RIGHT a | RIGHT b |
| :---: | :---: | :---: | :---: | :---: |
| 1 | CK | CK | - | $+12 \mathrm{~V}$ |
| 2 | RESET | WD T | - | +12 V |
| 3 | $\overline{\text { FRESH }}$ | $\overline{\text { ICUW }}$ | $\overline{\text { MASK }} 0$ | FUNCTION |
| 4 | $\overline{\mathrm{CK}}$ | $\overline{\text { ICUR }}$ | $\overline{\text { MASK }} 1$ | FUNCTION |
| 5 | - | - | $\overline{\text { MASK }} 2$ | FUNCTION |
| 6 | $\overline{\mathrm{DB}} 0$ | $\overline{\mathrm{DB}} 6{ }^{*}$ | $\overline{\text { MASK }} 3$ | FUNCTION |
| 7 | $\overline{\mathrm{DB}} 1$ | $\overline{\mathrm{DB}} 7$ | $\overline{\text { MASK }} 4$ | FUNCTION |
| 8 | $\overline{\mathrm{DB}} 2$ |  | $\overline{C I}$ | FUNCTION |
| 9 | $\overline{\mathrm{DB}} 3$ | $\overline{\mathrm{DB}} 9$ | $\overline{\text { D-ENABLE }}$ | FUNCTION |
| 10 | $\overline{\mathrm{DB}} 4$ | $\overline{\text { DB }} 10$ | $\overline{\text { A-ENABLE }}$ | L/P |
| 11 | $\overline{\mathrm{DB} 5}$ | $\overline{\text { DB }} 11$ | - | MAP |
| 12 | - | - | - | -5 V |
| 13 | LAL | LAL | $\overline{\text { D-BUS }} 0$ | $\overline{\text { D-BUS }} 6$ |
| 14 | - | - | $\overline{\mathrm{D}-\mathrm{BUS}} 1$ | $\overline{\mathrm{D}-\mathrm{BUS}} 7$ |
| 15 | INT.LINE 0 | INT.LINE 4 | $\overline{\mathrm{D}-\mathrm{BUS}} 2$ | $\overline{\mathrm{D}-\mathrm{BUS}} 8$ |
| 16 | INT.LINE 1 | INT.LINE 5 | $\overline{\mathrm{D}-\mathrm{BUS}} 3$ | $\overline{\mathrm{D}-\mathrm{BUS}} 9$ |
| 17 | INT.LINE 2 | INT.LINE 6 | $\overline{\text { D-BUS }} 4$ | $\overline{\text { D-BUS }} 10$ |
| 18 | INT.LINE 3 | INT.LINE 7 | $\overline{\mathrm{D}-\mathrm{BUS}} 5$ | - $\overline{\text { D-BUS }} 11$ |
| 19 | - | - | - | - |
| 20 | OSC | - | R/W | $\overline{\text { INTREQ }}$ |
| 21 | - | - | D-OUT CK | co |
| 22 | $\mu \mathrm{A} 0$ | $\mu \mathrm{A} 4$ | $\overline{\text { A-BUS VALID }}$ | D-IN CK |
| 23 | $\mu \mathrm{A} 1$ | $\mu \mathrm{A} 5$ | ACK | - |
| 24 | $\mu \mathrm{A} 2$ | $\mu \mathrm{A} 6$ | a-bus 0 | A-bUS 6 |
| 25 | $\mu \mathrm{A} 3$ | $\mu \mathrm{A} 7$ | A-buS 1 | A-bUS 7 |
| 26 | - | $\mu \mathrm{A} 8$ | A-buS 2 | A-buS 8 |
| 27 | - | - | a-bus 3 | A-bus 9 |
| 28 | - | - | A-bus 4 | A-buS 10 |
| 29 | - | - | A-buS 5 | P/M |
| 30 | - | - | - | - |
| 31 | - | - | LAL | LAL |
| 32 | - | - | CC | I/O ERROR |
| 33 | - | - | - | - |
| 34 | + 5 V | GND | - | - |
| 35 | + 5 V | GND | - | - |

## APPENDIX ć: Signal timing

- Clock cycle

Depending on the microinstruction, different routes are followed by the signals and diverse delays are involved.

The emulation circuit delays were used in the calculations, since specifications on the Am2910 are yet unknown. It is expected that the Am2910 will improve the speed, allowing shorter cycles.

For the clock cycle time determination, the worst cases must be taken into account. The delays employed in the calculations consider the case if the desired PROM's were in the circuit in place of the $2708 \mathrm{EPROM}^{\prime} \mathrm{s}$. When data available in the manuals does not take in account power supply and temperature variations, as it is the case with the 74 TTL series manuals, the times used in the diagrams are at least $50 \%$ larger than the maximum specified for nominal conditions ( $\mathrm{V}_{\mathrm{cc}}=+5 \mathrm{~V}$, Temp. $=25^{\circ} \mathrm{C}$ ).

The clock cycle time consists of an initial $H I$ semicycle lasting $t_{\text {HI }}$ and followed by a LOW semicycle $t_{\text {LOW }}$. The total cycle is indicated by $t_{C Y}$.

Considering the most critical cases, we find the maximum clock frequency possible in the circuit.

- Non read/write operation, next address not depending on condition now being generated:

$$
\mathrm{t}_{\mathrm{CY}}>253 \mathrm{~ns} .
$$



- read/write operation violating lock:
$\mathrm{t}_{\mathrm{HI}}>90 \mathrm{~ns}$
$\mathrm{t}_{\mathrm{LOW}}>139 \mathrm{~ns}$

- arithmetic operation, condit. branch depending on $C 0$ :

$$
\begin{gathered}
\mathrm{t}_{\mathrm{LOW}}>268 \mathrm{~ns} \quad \mathrm{t}_{\mathrm{HI}}>129 \mathrm{~ns} \text { (addition) } \\
\mathrm{t}_{\mathrm{HI}}>133 \mathrm{~ns} \text { (for CO generation before end of HI semicycle) }
\end{gathered}
$$



- arithmetic operation on data just read into D-Register

$$
\mathrm{t}_{\mathrm{HI}}>129 \mathrm{~ns} \text { (addition) }
$$

$t_{H I}>133 \mathrm{~ns}$ (for CO generation before end of HI semicycle)


- conditional branch if event counter $=0$, $\operatorname{supposing}$ it was decremented in the previous microinstruction.

$$
\mathrm{t}_{\mathrm{CY}}>282 \mathrm{~ns}
$$



- jump to address given by Mapping PROM

$$
\begin{aligned}
& \mathrm{t}_{\mathrm{HI}}>98 \mathrm{~ns} \\
& \mathrm{t}_{\mathrm{LOW}}>106 \mathrm{~ns}
\end{aligned}
$$



Thus, to satisfy all possible cases, $t_{H I}$ was set as 150 ns., while $t_{\text {LoW }}$ may be either 150 ns . (fast clock cycle), or 300 ns. (slow clock cycle), when there is a conditional branch on CO. Consequently, ${ }^{\text {CY }}$ is either 300 ns . or 450 ns .

- Read/write Operations

Fast and slow clock cycles also find use in read/write operations, where the addressed unit is known to satisfy certain speed requirements. They provide timing for the C-BUS signals: $\overline{A-B U S} \operatorname{VALID}$ and D-OUT CK (in case of a write) or D-IN CK (if it is a read). The positive-going edge of D-OUT CK and D-IN CK is used to clock the data into the receiving register. So, these signals should rise before $\overline{A-B U S} \overline{V A L I D}$ goes $H I$, to guaran ee the data on $D-B U S$ is still valid.

According to the value assumed by the $F$ and $M$ bits in the microinstruction, the following patterns are generated:


D-CK $=$ D-INCK or D-OUT CK

$$
\begin{aligned}
& \mathrm{t}_{\mathrm{al}}=(\text { Pipeline }+ \text { FPLA }) \text { propag. delays }<25+50=75 \mathrm{~ns} \\
& \mathrm{t}_{\mathrm{dl}}=\mathrm{t}_{\mathrm{a} 2}=\text { FPLA propag. delay }<50 \mathrm{~ns} \\
& \mathrm{t}_{\mathrm{d} 2}=74 \mathrm{~S} 00 \text { propag. delay }<8 \mathrm{~ns}
\end{aligned}
$$

Taking in consideration the worst cases, we have calculated the requirements concerning the access time t access (from address to output onto the $\overline{D-B U S}$ ) and the write cycle pulse width $t w P^{\prime}$. From the $t_{\text {ACCESS }}$ we must deduct 15 ns for the data setup time of a 74 S 174 register (taken as the standard receiving register on the bus lines). These requirements are to be met by the addressed units in case the CPU uses one of the patterns above to read or write it.

FO is used when the 3002 internal register MAR already contains the desired address:
$t_{\text {ACCESS }}<225-15=210 \mathrm{~ns} \quad \mathrm{t}_{\mathrm{WP}}<100 \mathrm{~ns}$
SO applies for write operations when either register MAR or AC are going to be loaded with the desired value during the present microinstruction. In read, of course, it can only be register MAR that is being now loaded: ${ }^{t_{\text {ACCESS }}}<250-15=235 \mathrm{~ns} \quad{ }^{t_{W P}}<100 \mathrm{~ns}$
Fl followed by $S l$ gives a long $A-B U S$ VALIDsignal. Regise r MAR, and also AC if it is a write, should be loaded before the $S 1$ pattern microinstruction.
$t_{\text {ACCESS }}<550-15=535 \mathrm{~ns} \quad t_{W P}<250 \mathrm{~ns}$
To possibilitate quicker read/write operations, i.e., the ones using $F 0$ and $S 0$ patterns, the fast section of the Memory, the LCI, the SMI and the Console must stay within the limits:

$$
t_{\text {ACCESS }}<210 \mathrm{~ns} \quad t_{W P}<100 \mathrm{~ns}
$$

The slower section of the Memory is supposed to be read/written by a sequence of two microinstructions, a fl pattern followed by a Sl. Therefore, it has:


For peripherals with unknown timing, a wait for ACK loop may be used. The peripheral, when ready, pulls LOW the ACK line, notifying the CPU.

It is recommended that different sources do not write on the $\overline{D-B U S}$ in two consecutive clock cycles, because one may enab e its output before the previous source has had time to disable. For some instants, two enabled outputs may be short-circuited.

Some examples of read/write operations, where only the microinstruction fields involved in the operation are shown. The ' 3002 task' means that FUNCTION, $\overline{M A S K}$ and $\overline{C I}$ fields must havea proper value so that the desired task is performed by the 3002 array.

Ex. a : PHY-to-LOG conversion table (in Network Map) read operation. Register MAR was not yet loaded with the desired PHY address.
Ex. b: LOG-to-PHY conversion table (Network Map) write operation.

Register MAR was beforehand loaded with LOG address. Ex. $c$ : LCI write operation. The 4 LSb of MAR $=0$ already,but register $A C$ not yet loaded with the command to be sent. Ex. d : Slow Memory write. Position 'Ad' loaded with data 'Data'. Ex. e : Slow Memory read. $A C$ loaded with contents of position "Ad"

| F | M | MAP | L/P | P/M | D-REG | A-ENABLE | D-ENABLE | 3002 task | Ex. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | MAR ~ PHY | a |
| 1 | x | 0 | 0 | x | 1 | 1 | 1 | $\mathrm{AC} \leftarrow \mathrm{D}-$ Register |  |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | AC - Data | b |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | $\mathrm{AC}+$ command | c |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | MAR $-\operatorname{Ad}$ | d |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | $A C \leftarrow$ Data |  |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | MAR $~$ Ad |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | - | e |
| 1 | x | 0 | 0 | x | 1 | 1 | 1 | $\mathrm{AC}<\mathrm{D}-$ Register |  |

- ICU polling

To poll the ICU, a two-step sequence applies. First, the Status Word is sent to ICU in a SO pattern write operation (F0 would not give time enough for the Intel 3214). In the next clock cycle, the ICU writes a LOW on the INTREQ line of the C-BUS if it decides that an interruption should be requested. This line is valid during only one clock cycle, so that it must be tested in the second microinstruction. The requesting interrupt level may be read in a FO pattern operation at any time after the polifing.

## APPENDIX d : Instruction Codes

All instruction, LCI messages, Console commands are decoded by the Mapping PROM, implying different codes must be allocated to them.

Due to the way in which we have implemented the division of the Microprogram Store in two independent sections, the device messages, the LCI messages, Console commands and the two special instructions, all of which have their microprograms in the upper half of the Microprogram Store, are supposed to have the 2 MSb of their codes both HI.

The codes proposed are complemented to the way as they appear on the $\overline{D-B U S}$ lines, due to the fact that those lines are in inverted logic. So, logical ' $l^{\prime}$ represents a HI, but on the $\overline{D-B U S}-$ a LOW will be written.

$$
1^{\mathrm{st}} \text { word } \quad 2^{\text {nd }} \text { word }
$$

- Special instructions

| LCI MESS | 1111 | 0101 | $\mathbf{x x x x}$ |
| :--- | :--- | :--- | :--- |
| CONS COMM | 1100 | 1100 | $\mathbf{x x x x}$ |

- Device messages
'Connect a to b'
'Disconnect $\underset{a}{ }$ and b ${ }^{\prime}$
'Inoperative'
'Operative'
${ }^{\circ}$ LOG $=\underline{a}{ }^{\prime}$

| 1110 | 1110 | $\mathbf{x x x x}$ | LOG-b | xx | PHY-a |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1110 | 1101 | xxxx | LOG-b | xX | PHY-a |
| 1110 | 1011 | xxxx | XxXXX | X X | PHY-a |
| 1110 | 0111 | xxxx | XXXXX | x x | PHY-a |
| 1110 | 0001 | $\mathbf{x x x x}$ | LOG-a | x x | PHY-a |

- LCI messages
'No messages' 11111111 xxxx
'Test OK' $11110110 \times x \times x$
'Test failed' 11110000 xxxx
'LC a crazy' 11111010 xxxx xxxxx xx PHY-a $\qquad$
- Console commands
'Load Memory'
$11000000 \quad \mathbf{x x x x}$
'Dump Memory'
'Dump Registers'
'Go to n'
'New Priority Mask'
'New Status Word'
'Device a off'
'Device a on'
'No commands'

$$
\begin{aligned}
& \text { LOG-a }=\text { logical address of device } \underline{a} \\
& \text { PHY-a }=\text { physical address of device } \underline{a} \\
& x=\text { doesn't matter }
\end{aligned}
$$

The Console command codes are proposed above, but many of them need some more words of information, and these following words are left open for further definition.

The codes above are arranged in order to keep a Hamming distance of at least 2 between any two codes, to guarantee further safety.

Note that "No commands' and 'No messages' share the same code, since both lead to the microroutine that fetches the next instruction. Like the invalid codes, they behave as a NOP instruction.

The standard instructions occupy the lower part of the Microprogram Store and must not have the 2 MSb of their code both HI. In register addressing mode, the 4 LSb of the code select the register:

| Register | 4 LSb |
| :--- | :---: |
| R1 | 1110 |
| R2 | 1101 |
| R3 | 1100 |
| R4 | 1011 |
| R5 | 1010 |


| R6 | 1001 |
| :--- | :--- |
| R7 | 1000 |
| R8 | 0111 |
| R9 | 0110 |
| ACC (T) | 0101 |

In all other addressing modes, the 4 LSbare all HI. Immediate addressing requires the operand to be in the second word. In absolute addressing, the $M S b$ of the second word indicates indirection is it is $H I$, and an ll-bit address occupies the rest of the word.

The table on the page after the next shows the codes assigned to the standard instructions. In this table,
rrre assumes the appropriate value for the register $R$

ccc " " " " to select a condition
pppp is the address of the peripheral.
LLL is the new LOCK value
Now, the different messages and commands originated in the CPU may repeat the codes above, since they are not decoded by the Mapping PROM.

- MC messages to device
'You are operative" 000000100000
'You are inoperative' 111110100000
'Xpoint defective' 000001100000
'You arecrazy' 111110110000
'Device b inoperative' 000000110000
'Device b busy' 111111110000
'Connections disabled' 000001110000
'Your logical address?' 111111100000
- CPU commands to LCI
'Break Xpoint' 111110000000 PHY-a xx PHY-b
'Scan' 000000010000
'Test' 000000011111 PHY-a xx PHY-b
'Stop' 111110010000
'New Priority Mask' 111111010000
'Send Message to device' 000001010000
'Connection to device $a^{\prime} \quad 000001001111 \quad \times \times \times \times x \times x$ PHY-a
- MC messages to Console
'Initializing' 000000101111
'Reinitializing' 000001001111
'Disconnection failed' 000001101111
'Connection failed' 111110001111
'Waiting Connection" 111111001111
'Send Status Word' 000000011111
'LCI crazy' 000000111111
'Check LCI' 000001011111
'Check SM' 000001111111
'Error message" leeee 1111111
eeee $=$ Error Number
- CPU command to SMI

The only command is the order to accionate a crosspoint ( $a, b$ ). So, no command code is needed, just the addresses are sent in a write operation:

Make Xpoint PHY-a xx PHY-b

The codes chosen for these messages and commands produced by the CPU are intended to be easily generated within a microinstruction, by using the MASK field to form these bit patterns.

STANDARD INSTRUCTION CODES

| Mnemonics | Addr.mode | Instruct. code |
| :---: | :---: | :---: |
| LOAD | R | $1011 \mathrm{r}^{\prime} \mathrm{r}^{\prime} \mathrm{r}^{\prime} \mathrm{r}^{\prime} \mathrm{rrrr}$ |
|  | A | 101100111111 |
|  | I | 101100001111 |
| STORE | A | 101011111111 |
| INP, n | ACC | 1001 pppp 1111 |
|  | A | 1000 pppp 1111 |
| OUTP, n | ACC | 0101 pppp 1111 |
|  | A | 0100 pppp 1111 |
| XCH | R | 10101001 rrrr |
|  | A | 101010001111 |
| AND | R | 01111111 rrrr |
|  | A | 011111011111 |
|  | I | 011111001111 |
| IOR | R | 01111011 rrrr |
|  | A | 011110011111 |
|  | I | 011110001111 |
| XOR | R | 01110011 rrrr |
|  | A | 011100011111 |
|  | I | 011100001111 |
| ANDM | R | 01111110 rrrr |
| IORM | R | 01111010 rrrr |
| XORM | R | 01110010 rrrr |
| ADD | R | 01101111 rrrr |
|  | A | 011011101111 |
|  | I | 011011011111 |
| ISZ | R | 01100111 rrrr |
| DSZ | R | 01100011 rrrr |
| CLEAR | R | 10100111 rrrr |
| SET | R | 10100101 rrrr |
| CMPL | R | 10100011 rrrr |
| RTR, n | R | 0001 0nnn rrrr |
| JSBC, c | A | 00110 ccc 1111 |
| JMPC, C | A | 0011 lccc 1111 |
| RETC, c | R | 00100 ccc 1111 |


| INDX | R | 00001111 rrrr |
| :--- | :---: | :---: |
| LOCK, n | - | 0001 1LLL 1111 |
| HALT | - | 000000001111 |

APPENDIX e : FPLA

A Signetics $82 \mathrm{~S} 10016 \times 48 \mathrm{x} 8 \mathrm{FPLA}$ concentrated most of the logics, keeping down the chip count.

Fifteen inputs were occupied by signals coming from:

- Clock: CK, $\overline{\mathrm{A} 0}$
- Pipeline: $\overline{\mathrm{D}-E N A B L E}, \overline{A-E N A B L E}, \overline{D-R E G}, \quad F, \quad M, \quad P / M, \quad M A P$, NEXT ADDRESS 1
- Lock/Key: $\overline{\mathrm{CC}-\mathrm{OR}}$, IDENT, LOCK (indicated as LO,L1,L2) $\overline{\mathrm{CC}-O R}$ goes LOW when CCSEL $\neq 0$.

IDENT goes HI when NEXT ADDRESS $=\mathrm{C} 16^{\text {or }} 16^{\circ}$

The FPLA generates seven outputs:

- ICUW

It goes LOW in a ICU write operation, during the HI period of CK.

$$
\text { ICUW }=\underbrace{\text { IDENT } \cdot \overline{\mathrm{NEXT} \text { ADRESS } 1}}_{\text {NEXT ADDRESS }=\mathrm{C}_{16}} \cdot \mathrm{CC}-0 \mathrm{R} \cdot \mathrm{D}-\mathrm{ENABLE} \cdot \mathrm{CK}
$$

- $\overline{\mathrm{ICUR}}$

LOW in a ICU read operation, during the whole clock cycle. ICUR $=$ IDENT $\cdot \overline{N E X T ~ A D D R E S S ~} 1$ • CC-OR • D-REG

- I/O VALID

LOW if there is an attempt to read/write conflicting with the present value of LOCK.
$\overline{I / O V A L I D}=\overline{A P R O V E D} . \quad A-E N A B L E$
The internal auxiliary function $\overline{A P R O V E D}$ goes $H I$ when the address and operation intended do not fit the lock. But $\overline{I / O} \operatorname{VALID}$ only goes HI if the operation is really attempted, i.e., if A-ENABLE is HI.

$$
\begin{aligned}
\overline{\mathrm{APROVED}}= & \overline{\mathrm{LO}} \cdot \overline{\mathrm{LI}} \cdot \overline{\mathrm{~L} 2}+\mathrm{MAP} \cdot \mathrm{~L} 2 \cdot \overline{\mathrm{LO}}+\mathrm{P} / \mathrm{M} \cdot \mathrm{MAP} \cdot \mathrm{~L} 1+\overline{\mathrm{P} / \mathrm{M}} \cdot \overline{\mathrm{MAP}} \cdot \overline{\mathrm{~L} 2}+ \\
& \overline{\mathrm{P} / \mathrm{M}} \cdot \overline{\mathrm{D}-\mathrm{REG}} \cdot \overline{\mathrm{~L} 1} \cdot \overline{\mathrm{~L} 0}+\mathrm{MAP} \cdot \overline{\mathrm{D}-\mathrm{REG}} \cdot \overline{\mathrm{~L} 0}
\end{aligned}
$$

- L-LOAD

At its positive-going edge, the Lock Register loads the CCSEL field as the new LOCK.

$$
\mathrm{L}-\mathrm{LOAD}=\underbrace{\text { IDENT } \cdot \text { NEXT ADDRESS } 1}_{\text {NEXT ADDRESS }=\mathrm{E}_{16} 6} \cdot \mathrm{CC-OR} \cdot \overline{\mathrm{C} K}
$$

- $\overline{A-B U S ~ V A L I D}$

LOW only in a valid read/write operation. Its shape depends on the chosen pattern (dictated by F, M bits).

$$
\overline{A-B U S V A L I D}=\overline{I / O}+\overline{A P R O V E D}+S H A P E
$$

The internal auxiliary function $\overline{I / O}$ is LOW when either a read or a write operation takes place.

$$
\overline{\mathrm{I} / 0}=\overline{\mathrm{A}-E N A B L E}+\mathrm{D}-E N A B L E \cdot D-R E G+\overline{\mathrm{D}-E N A B L E} \cdot \overline{\mathrm{D}-\mathrm{REG}}
$$

SHAPE forces the desired waveform.

$$
S H A P E=C K \cdot A O+\bar{F} \cdot \bar{M} \cdot C K+\overline{A O} \cdot F \cdot M+\overline{C K} \cdot \overline{A 0} \cdot F
$$

- D-OUT CONTR

D-OUT CK goes LOW oniy in a valid write operation. Depending on $F, M$, it follows the desired pattern. Since its positive-going edge clocks the addressed unit to store the contents of the $\overline{D-B U S}$, it must go $H I$ soon after the end of the clock cycle, because the data may suffer modification in the next cycle. Due to the long propagation delay in the FPLA, the logical product that produces this positive edge is performed by a 74500 , while the rest of the logic needed for the D-OUT CK is handled by the FPLA, resulting in $\overline{D-O U T}$ CONTR.

$$
D-O U T C K=\overline{A P R O V E D}+\frac{\overline{\text { LOW in write }}+\overline{D-E N A B L E}}{\overline{\text { LO }}}+\mathrm{AUX}
$$

The auxiliary function $A U X$ gives the shape to the signal, according to the pattern.

$$
\begin{aligned}
A U X=\bar{M} \cdot \overline{A O} & +F \cdot M+C K \\
D-O U T C K & =(\overline{A P R O V E D}+\overline{A-E N A B L E}+\overline{D-E N A B L E}+D-R E G+ \\
& \overline{M \cdot \overline{A O}}+F \cdot M)+C K \\
& =D-O U T \operatorname{CONTR}+C K
\end{aligned}
$$

- D-IN CONTR

D-IN CK goes LOW only in a valid read operation, or in a D-Register loading with the contents of internal working register $A C$, or in a ICU read. For similar reasons as above, the critical product occurs in a 74 S 00 and the rest of the logic results in $\overline{\mathrm{D}-\mathrm{IN} \text { CONTR. }}$

$$
\begin{gathered}
D-I N C K=(\overline{A P R O V E D}+\overline{I / O}+\overline{D-R E G}+A U X) \cdot(\overline{S W A P}+A U X) \\
\cdot(\overline{I C U R}+A U X)
\end{gathered}
$$

where $\quad \overline{S W A P}=A-E N A B L E+\overline{D-E N A B L E}+\overline{D-R E G}$
Fumbling with the formula, we get:
D-IN CK $=\overline{\text { APROVED }}+\overline{(\overline{A-E N A B L E} \cdot \overline{D-E N A B L E}}+$

+ A-ENABLE.D-ENABLE $) \cdot(\overline{\text { IDENT }}+\mathrm{NEXT}$ ADDR. $1+\overline{\mathrm{CC}-O R})+$
$+\overline{\mathrm{D}-\mathrm{REG}}+\overline{\mathrm{M}} \cdot \overline{\mathrm{AO}}+\mathrm{F} \cdot \mathrm{M}+\mathrm{CK}$
D-IN CK = D-IN CONTR + CK

The contents of the FPLA are shown in the next page. Due to corrections introduced, it is not optimally utilized, but it is logically correct.



F16. 1 - COMMUNICATION NETWORK
FIG. 2 - MATRIX CONTROLLER (BLOCK DIAGRAM)


FIG. 4 - MATRIX CONTROLLER


F1G. 5 - MICROPROCESSOR




fig. 9 - memory (only the fast section)


$\stackrel{N}{N}$


FIG. 11 - WDT, ICU, POWER-ON RESET CIRCUIT


MICROPROG．CONTROLLER PROM



FIG. 14 - SYSTEM







INTERNAL REGISTERS

FIG. 19


- LCI MEss Instruction
- IF

- AC is ZEROED
- MESREC Subroutine
- READS FROM LCI THE 2 nd MESSAGE WORD
- status word : error number $\leftarrow \phi$
- REEISTERS : $\left[\begin{array}{ll}R 4 & \text { (PHY-a) } \\ R 5 & (\text { LOG }-a)\end{array}\right.$ u
$\therefore \quad$ ac = $\varnothing$ is assumed at the start of the subroutine
- GETL (a), GETLSW (a) Subroutines d

- REGISTERS : $\quad\left[\begin{array}{l}R 2 \leftarrow(P H Y-a) \\ R 3 \leftarrow(L O G-a)\end{array}\right.$
- GETP (a), GETPSW (a) Subroutines

$-\quad$ REGISTERS $:\left[\begin{array}{l}R 4 \leftarrow(P H Y-a) \\ R 5 \leftarrow(L O G-a)\end{array}\right.$



UPDATE 1 /UPDATE 2 suppose $\begin{array}{r}(\text { LOG-a) is in regrster R5/R3 } \\ (P H Y-a) " \text { " " R4/R2 }\end{array}$
and stores (PHY-a) and (LOG-a) into NETWORKMAP


Fig. 21 - LCI MESS

```
    - UPDATE 1 , UPDATE 2 subroutines
```



```
    - NETWORK MAP IS UPDATED.
        - (LOG-a) and (PHY-a) are updated with the new data contained in R5 and R4 (UPDATE1)
        " " " " " " R3 and R3 (UPDATE 2)
        - NO mesSAGE Procedure
    STATUS WORD : ERROR NUMBER & 


\section*{DISCONNECTION Drocedure :}
- DISCONNECTION OF THE CROSSPOINT IS ORDERED, EXCEPT IF: \(: \quad b\) - ON \(\wedge\) FREE \(\wedge\) (PARTNER \(=\) LOG-Q)

- WAITING QUeve For \(b\) is served if: \(\quad \frac{b}{-}-\) on \(n\) QUEUE
- NETWORK MAP UPDATED (see QuEUE ROutine effects)
- RESISTERS MODIFIED ( \(" \quad . \quad\) "

\(\stackrel{m}{\sigma}\)
\(-M C \rightarrow\) COHS \(\rightarrow \quad \left\lvert\, \begin{array}{ll}\text { 'DISCONNECTION FAILED' } & \text { if } L C I \text { answers 'TEST FAILED' } \\ \text { 'LCI CRAZY' } & \text { if } L C I \text { answers neither 'TEST FAILED' NOR' 'TEST OK' }\end{array}\right.\)

\section*{Queve Routine :}
- As input to the routine the event counter should contain either 1 or 2.
 FIG. 22 a \(\rightarrow\) LCI MESS
- if event ounter mi, 2 at the start of the routine and a - on a free n oueve,
\[
\text { THEN }\left[\begin{array}{l}
(P H Y-a),(L O G-a),(P H Y-C),(L O G-C) \text { ARE UPDATED } \\
\text { AND A CONNECTION IS ESTABLISHED BETWEEN Q AND C. }
\end{array}\right.
\]
- if event counter \(=2\) at the start of routine and b - on afree a oueue,

THEN ALSO \(\left[\begin{array}{l}(P H Y-b),(L O G-b),\left(P H Y-c^{\prime}\right),\left(L O G-c^{\prime}\right) \text { ARE UPDATED } \\ \text { AND A CONNECTION } 15 \text { MADE BETWEEN b } \triangle N D C^{\prime}\end{array}\right.\)
ObS: \(C^{\prime}\) IS THE DEVICE WAITING TO TALK WITH DEVICE b. .



```

            THEN a (b) are updated with: queve&F, free &T, partner & 
    ```
- \(\underline{a}(\underline{b})\) - on \(\wedge\) free \(a\) queve and \(\subseteq\left(\underline{c}^{\prime}\right)-\) (partner \(=\) LOG-a(b))
- IN ALL OTHER CASES, NO MODIFICATION OCCURS IN THE NETWORK MAD.

- NETWORK MAP IS UPDATED AS FOLLOWS:
```

    O a IS AGWAYS UPDATED WITH: WAITING &F ; FREE & T I PARTNER & Q
    O IF b- (PARTNER = LOG-a) , b UPDATED WITH : FREE & T; WAITING &F ; PARTNER & 
    - IF b
    b - ON^\overline{FREE }<br>mathrm{ (WAITING PART = LOG-a) , b}\mathrm{ IS UPDATED WITH : DUEUE\&F ; WAITING PART \&\&}
b - ON }~\mathrm{ FREE ^ (MAITING PART = LOG-a) , b SUFFERS NO MODIFICATION.
b}-\quadON \ FREE , b UPDATED WITH, FREE\&T ; WAITING\&F\& ; \&ARTNER\&\&
b- ON , O UPDATED WITH : [ OUEVE \&F ; FREE \& T ; WAITING \&F ;

```


- QUEUE IS UNDONE IF \(\quad\) - ON A FREE \(\wedge\) (WAITING DART z LOG-a) \(\quad\) (PARTNER \(=\) LOG-a)
- \(M C \rightarrow\) \# \(\rightarrow\) 'DEVICE \(b\) BUSY' \(\underline{b}-\quad\) ON \(A\) FREE \(A\) (PARTNER \(=\overline{L O G-a})\)

FIG. 23 a - LCI MESS


- NETWORK MAD UPDATED IN THE CASES BELOW:
- IF a - ON \(\wedge\) FREE and

```

b - ON ^ FREE ^ ONENE , [ a GETS : FREE\&F i WAITING \& T ; PARTNER \& LOG-b
FREE\&F ; QUEUE \&T ; WAITING PART \& LOG-a
b - ON ^ FREE A QNEUE, [白 GETS : FREE\&T ; WAITING\&F; PARTNER \& P

```

\(\sigma\)

```

- wAiting queue is done if a - on a free and b - on a FREe a 人ueve
-MC CONS
'CONNECTION FAILED'
IF LCI REPORTS
THAT THE 'TEST FAILED'
NEITHER 'TEST FAILED' NOR 'TEST OK'
. MAKE Subroutine
    - NETWORK MAP IS UPDATED:
a GETS : FREE \& F F F F FEE PARTNER \& LOG-b FORTNER \& LOG-a FAITING \& F
    - EvENT COUNTER COMES OUT WITH 隹,1 OR 2
    - ONNECTION OF
X POINT (a,b) is
ALWAYS ORDERED
O - MC G \# : ' POINT DEFECTIVE' IF LCI REPORTS THAT THE 'TEST FAILED'

```

```

    NEITHER 'TEST FAILED' NOR 'TEST OK'
    ```
fig. 24 C - LCI MESS


```

- inoperative procedure

```


- MC \(\rightarrow\) : means first a 'Send message to device' message to LCI. followed by the desired message to the device.

- CONNECTION OF XPOINT ( \(a, c\) ) IS ORDERED IF
\(a-\) ( ON \(v\) FREE) \(\wedge\) and QUEUE \(c-O N \wedge\) FREE \(\wedge\) (PARTNER = LOG-a)
- DISCONNECTION OF \(x\) POINT \((a, b)\) is ORDERED IF
\(a-\) (FREE \(\wedge\) WAITING) \(v(\overline{O N} \wedge \overline{F R E E})\) and \(b-\overline{O N \cap \overline{F R E E} \wedge \text { (PARTNER }=L O G-a)}\)
- WAITING ONEJE is undone if
\(a\) - (FREE \(\wedge\) WAITING) \(V(\overline{O N} \wedge\) FREE) and \(b\) - ON A FREE A (PARTNER=LOG-a) \(\wedge(W A I T . P A R T=L O G-a)\)

obs. : \(b\) is the device whose loG address appears in the PARTNER freld of (PHY-a) \(\underline{C} \quad " \quad . \quad . \quad . \quad . \quad . \quad . \quad\) WAITING PART field of (LOG-a)

```

- NEXT INSTRUCTION FETCH ROUtine (for special Instructions)
- it IS ASSUMED THAT thE STACK pOINTER pOINTS AT the firSt freE place in the subroutine
STACK.
- IF intreq a interrupt enAble (obs.: int.enable is the bit g in the status word)
THEN { PFOGRAM COUNTER (R8) \& INTERRUPT VECTOR (n) + 1
STACK POINTER (R7) \&TACK POINTER
SUBROUTINE STACK : [POSITION (SP + 64) \& old STATUS WORD
" (SP+65) \& Old PROGRAM COUNTER
STATUS WORD : [ INTERRUPT LEVEL \&
obs.: }n\mathrm{ is the new interrupt requesting level
- if intreQ ^ interrupt enAble
THEN [ PROSRAM COUNTER \& PROGRAM COUNTER + 1
STACK POINTER UNCHANGED
SUEROUTINE STACK "
STATUS WORD: ERROR NUMBER :
- LOCK \& 4 (ONLY MEMORY reAd ALLOWED)
- MC -> CONS : 'ERROR MESSAGE' (with ERROR NUMBER given by ERROR NUMBER fIEId in
the STATUS WORD), IF ERROR NUMBER }\not=\phi\mathrm{ at the start of the routine.
- CDU G LCI : 'SCAN'

```
FIG. 28 a - NEXT INSTRUCTION FETCH ROUTINE

(


- +5V : RAILS
- GND : METALIZED traoks
- 4il4r contains ik resistorg to +5V.


FIG. 30 - CIRCUIT BOARD I : COMPONENTS' SIDE
- +5V: RAILS
- GND : METALLIZED TRACKS
- 4\|lir contains iK r resistors to + 5V


FIG. 31 - CIRCUIT BOARD II
- +5V : WHITE RAILS
- GND : BARE RAILS
- \(4 l l 4 r\) contains \(220 \Omega\) connected between led

AND OPEN COLLECTOR OUTPUT.


FIG. 32 - CIRCUIT BOARD III : COMPONENTS' SIDE```

