# High capacity photonic integrated switching circuits 

## Citation for published version (APA):

Albores Mejia, A. (2011). High capacity photonic integrated switching circuits. [Phd Thesis 1 (Research TU/e / Graduation TU/e), Electrical Engineering]. Technische Universiteit Eindhoven. https://doi.org/10.6100/IR719807

## DOI:

10.6100/IR719807

## Document status and date:

Published: 01/01/2011

## Document Version:

Publisher's PDF, also known as Version of Record (includes final page, issue and volume numbers)

## Please check the document version of this publication:

- A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.
- The final author version and the galley proof are versions of the publication after peer review.
- The final published version features the final layout of the paper including the volume, issue and page numbers.
Link to publication


## General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal.

If the publication is distributed under the terms of Article 25 fa of the Dutch Copyright Act, indicated by the "Taverne" license above, please follow below link for the End User Agreement:
www.tue.nl/taverne

## Take down policy

If you believe that this document breaches copyright please contact us at:
openaccess@tue.nl
providing details and we will investigate your claim.

# High Capacity Photonic Integrated Switching Circuits 

## PROEFSCHRIFT

ter verkrijging van de graad van doctor aan de Technische Universiteit Eindhoven, op gezag van de rector magnificus, prof.dr.ir. C.J. van Duijn, voor een commissie aangewezen door het College voor Promoties in het openbaar te verdedigen op woensdag 30 november 2011 om 16.00 uur

door

Aaron Albores- Mejia<br>geboren te Puebla, Mexico

Dit proefschrift is goedgekeurd door de promotor:
prof.dr. H.J.S Dorren

Copromotor:
dr. K.A. Williams

The research presented in this thesis was performed in the Electro-optical Communications systems group, department of Electrical Engineering of the Eindhoven University of Technology, The Netherlands. It was financially partially supported by the European Commission (EC) funded $6^{\text {th }}$ framework project Terabit Chips, the EC $7^{\text {th }}$ framework network of excellence BONE and by the Mexican National Science and Technology Council (CONACyT).

A catalogue record is available from the Eindhoven University of Technology Library

Albores-Mejia, Aaron

High Capacity Photonic Integrated Switching Circuits / by Aaron AlboresMejia
Eindhoven: Technische Universiteit Eindhoven, 2011.
ISBN: 978-90-386-2999-5
NUR: 959
Trefw.: optische telecommunicatie / optisch schakelen / geïntegreerde optica / III-V verbindingen / quantum dots / halfgeleider optische versterkers.
Subject headings: optical fibre communication / optical switching / integrated optics / III-V semiconductors / quantum dots / semiconductor optical Amplifiers.

Copyright ©2011 by Aaron Albores-Mejia
"Science is the belief in the ignorance of the experts"
Richard P. Feynman
"Stay hungry, stay foolish" Steward Brand and the whole earth catalog team

This Ph.D. thesis has been approved by a committee with the following members:
prof. dr. ir M.K. Smit, Technische Universiteit Eindhoven
prof. dr. J.H. Marsh, University of Glasgow
prof. dr. L.Thylén, KTH Royal Institute of Technology

## SUMMARY

## High Capacity Photonic Integrated Switching Circuits

As the demand for high-capacity data transfer keeps increasing in high performance computing and in a broader range of system area networking environments; reconfiguring the strained networks at ever faster speeds with larger volumes of traffic has become a huge challenge. Formidable bottlenecks appear at the physical layer of these switched interconnects due to its energy consumption and footprint. The energy consumption of the highly sophisticated but increasingly unwieldy electronic switching systems is growing rapidly with line rate, and their designs are already being constrained by heat and power management issues. The routing of multi-Terabit/second data using optical techniques has been targeted by leading international industrial and academic research labs. So far the work has relied largely on discrete components which are bulky and incur considerable networking complexity. The integration of the most promising architectures is required in a way which fully leverages the advantages of photonic technologies.

Photonic integration technologies offer the promise of low power consumption and reduced footprint. In particular, photonic integrated semiconductor optical amplifier (SOA) gate-based circuits have received much attention as a potential solution. SOA gates exhibit multi-terahertz bandwidths and can be switched from a high-gain state to a high-loss state within a nanosecond using low-voltage electronics. In addition, in contrast to the electronic switching systems, their energy consumption does not rise with line rate.

This dissertation will discuss, through the use of different kind of materials systems and integration technologies, that photonic integrated SOA-based optoelectronic switches can be scalable in either connectivity or data capacity and are poised to become a key technology for very high-speed applications. In Chapter 2, the optical switching background with the drawbacks of optical switches using electronic cores is discussed. The current optical technologies for switching are reviewed with special attention given to the SOA-based switches. Chapter 3 discusses the first demonstrations using quantum dot (QD) material to develop scalable and compact switching matrices operating in the $1.55 \mu \mathrm{~m}$ telecommunication window. In Chapter 4 , the capacity limitations of
scalable quantum well (QW) SOA-based multistage switches is assessed through experimental studies for the first time. In Chapter 5 theoretical analysis on the dependence of data integrity as ultrahigh line-rate and number of monolithically integrated SOA-stages increases is discussed. Chapter 6 presents some designs for the next generation of large scale photonic integrated interconnects. A 16x16 switch architecture is described from its blocking properties to the new miniaturized elements proposed. Finally, Chapter 7 presents several recommendations for future work, along with some concluding remarks.

## Contents

SUMMARY ..... 1
1 INTRODUCTION ..... 1
1.1 Data Deluge .....  1
1.2 OPTICAL INTERCONNECTION .....  3
1.3 Novel Contributions .....  .7
1.4 Thesis OUTLINE ..... 8
2 OPTICAL SWITCHING ..... 9
2.1 INTRODUCTION .....  9
2.2 Optical Switching .....  9
2.3 Optical Switching and Contention ..... 13
2.4 Optical Switching Technologies with SoAs ..... 13
2.5 PHOTONIC INTEGRATION: A VIABLE SOLUTION ..... 16
2.5.1 Integration technologies ..... 16
2.5.2 Quantum confined materials ..... 17
2.5.3 Towards High Capacity SOA-Based Switches ..... 18
2.6 SUMMARY ..... 19
3 MONOLITHIC QDSOA BASED SWITCHES ..... 21
3.1 INTRODUCTION ..... 21
3.2 QD SOA Amplifiers and Switches ..... 21
3.2.1 QD Fabrication Technology ..... 22
3.2.2 Single-stage- $2 \times 2$ QD-Switch ..... 23
3.2.3 Multistage 4x4 Switch Matrix ..... 27
3.3 DISCUSSION ..... 38
3.4 SUMMARY ..... 39
4 ULTRAHIGH CAPACITY MONOLITHIC MULTISTAGE SWITCH ..... 41
4.1 INTRODUCTION ..... 41
4.2 ARCHITECTURE ..... 42
4.2.1 Monolithic multistage photonic switching circuit ..... 43
4.2.2 Crossbar switch element. ..... 44
4.2.3 Optical Paths ..... 45
4.3 FABRICATION ..... 47
4.4 DEVICE CHARACTERISATION ..... 48
4.4.1 Component characterisation ..... 48
4.4.2 Circuit characterisation ..... 49
4.5 ULTRAHIGH LINE-RATE DATA ROUTING .....  .52
4.5.1 Experimental Arrangement ..... 52
4.5.2 Path dependant routing for 40, 160 and 320Gbps OTDM Signals ..... 53
4.5.3 160Gbps line-rate data routing in a periodic dynamic environments ..... 58
4.6 DISCUSSION ..... 60
4.7 SUMMARY ..... 62
5.1 Introduction ..... 63
5.2 MULTISTAGE SWITCH MODEL AND CALIBRATION .....  .64
5.3 Dynamic Range .....  .67
5.4 EXPERIMENTAL COMPARISON ..... 71
5.5 Distortion ..... 74
5.6 NOISE ..... 77
5.7 Discussion ..... 79
6 LARGE SCALE PHOTONIC INTEGRATED SWITCHING CIRCUIT ..... 81
6.1 INTRODUCTION ..... 81
6.2 MULTISTAGE SWITCHES AND BLOCKING CHARACTERISTICS ..... 82
6.3 Architecture for the Large Scale SoA based Switch ..... 83
6.3.1 Miniaturisation ..... 84
6.3.2 Switch loss analysis ..... 85
7 SUMMARY OF THIS DISSERTATION AND OUTLOOK ..... 87
7.1 OUTLOOK ..... 89
7.1.1 Roadmap toward bigh capacity large scale integrated $S O A$ switches ..... 89
7.1.2 Concluding Remarks ..... 90
A. OTD-MULTIPLEXING AND DEMULTIPLEXING ..... 91
B. SOA "MICROWAVE" FREQUENCY RESPONSE ..... 93
BIBLIOGRAPHY ..... 99
LIST OF PUBLICATIONS ..... 115
ACKNOWLEDGEMENTS ..... 119
CURRICULUM VITAE ..... 121

## Chapter

## 1 Introduction

This chapter introduces and highlights the increasing need for greater interconnection bandwidth and dynamic re-configurability in future core, metropolitan, wide and short area (MAN, WAN, SAN) networks.

### 1.1 Data Deluge

The preservation and dissemination of data has revealed an exponential growth with data volumes doubling every 18 -months [1]. This means that, if we extrapolate this growth-rate, by 2015 it may reach the staggering amount of few zetabytes, 1 trillion gigabytes of information, see figure 1 . The internet itself has been predicted to carry over a zetabyte of annual traffic by 2015 and may become even more pronounced as new technologies get connected to it [2].


Figure 1.1: Overall traffic growth forecasts and milestones.

The 2011 CISCO study, Figure 1.1, forecasts that the volume of traffic will continue to grow, generated largely by video. Internet video will be half of the total volume of traffic that will be generated next year, 2012. The device repertoire is becoming increasingly portable, and traffic originating from Wi-Fi devices is predicted to surpass traffic from wired devices in 2015. Globally, the IP traffic will reach 245 Tbps in 2015 which is the equivalent of 204,100,000 people streaming Internet high-definition video simultaneously, all day, every day [2].

Most of these data, nowadays, flows across the Internet using different wavelengths (different colours of light), pulsing through interconnected silica or polymer fibers to form global fiber optic networks. Setting optical communication technologies at the core of the ongoing information technology era.

This data explosion has been driven by two main factors: a reduction in the cost of communications technologies and a dramatic increase in system capacity. The transmission system capacity ${ }^{1}$ has increased from tens of Gigabits per second, in the mid 80's to tens of terabits per second today, 2011 [3]. This represents an increase in data rate of more than 4 orders of magnitude.


Figure 1.2: Historical evolution of record capacity. [3]

[^0]The capacity evolution since the mid 80 's is plotted in Figure 1.2. The lower curve in the plot indicates the transmission data rate obtained on a single optical wavelength (single colour) using electronically time-division multiplexed (ETDM) transmitters. The experienced growth rate is about $12 \%$ per year, which would have been insufficient to facilitate the bandwidth demand of modern data services that grows at about $60 \%$ per year [2].

Multi-channel technologies were developed in the early 90's and allowed parallel transmission using many optical wavelengths (many colours) on the same fiber. This enabled a growth rate in total fiber capacity of about $78 \%$ per year for over 10 years, as shown in the top plot in figure 2.

In early 2000, the capacity growth began to slow down due to both the optical amplifiers intrinsic bandwidth limitations and the dot-com bubble burst. The system capacity still is growing, about $12 \%$ per year, and this is mainly due to an increase in spectral-efficiency ${ }^{2}$ brought by advanced modulation formats that have been replacing the existing ON-OFF Keying (OOK) modulated systems in the long-haul transport networks [3].

In addition to the long-haul communication bandwidth growth, the sustained improvements in electronic technologies (computing processing) and optoelectronic device technologies (transceivers) have opened new system services with high-capacity interconnection requirements. Such services demand communication networks operating with low latency, low power consumption and with low cost. Examples of these systems include local and storage networks, data centers, blade servers and high performance computing [4].

### 1.2 Optical Interconnection

The aforementioned capacity trends, highlight the increasing need for greater interconnection bandwidth and dynamic re-configurability in core, metropolitan, wide and short area (MAN, WAN, SAN) networks. These interconnection demands can be addressed, currently, using electrical switch fabrics for both electrical and optical interconnects in the current high-capacity systems [5]. However the ever increasing requirement for processing, storage and communications capacity within these systems is stressing the current electrical switches and routers.

Today's state-of-the-art core routers consume over 10 kW [6] and utilize

[^1]multi-rack designs in order to spread the system power over multiple racks, reducing the power density and pushing aggregate capacities to 100's of Tbps. However these systems require as many as six power-hungry optoelectronic (OE) conversions per input/output (I/O), and multi-rack configurations which are dominated by power-hungry interface cards [7]. Thus the power consumption/dissipation and footprint increase as the number of ports and bit rate per port increase.

In state-of-the-art data centers, each rack of approximately 40 blade-servers consumes over 20 kWW [7] and it is connected via a Gigabit-Ethernet ${ }^{3}$ (GbE) switch, which uplinks via a 10 GbE link to a cluster switch of much higher capacity [8]. The capacity scaling of these systems translates in an increase in energy consumption, as more GbE switches are required, thereby increasing the power consumption density. As a result the thermal issues of these systems are becoming significantly more troublesome.

Architecting electronic core routers and data center switches with higher capacities continues to burden all aspects of the system design and the intrinsic technologies; including switch fabric capacity and packet processing, such as forwarding, queuing, and buffering [5]. Scaling the system capacity using electrical interconnection systems is constrained mainly by the resulting size/cost increment, stringent synchronization issues, extra de/serialisation circuits and energy consumption.

Therefore, researchers have investigated the use of optics in interconnection networks [9], [10]. Switching in the optical domain brings tremendous advantages to the network. It extends the reach of the immense optical bandwidth from the transmission systems to the switching nodes, increasing the information capacity of the network to levels beyond electronic switching capabilities. The migration of switching to the optical domain has the potential to enhance network agility, flexibility and reliability, and can make the network more cost effective [5]. This is because of the inherent advantage that optical transmission systems and switches, being effectively bit-rate agnostic, have to switch very high data-rate signals at the packet/burst level, rather than at the bit level as in the purely electronically switching systems of today [6].

Optical Packet Switching (OPS) has been proposed as a technology for better exploiting the network resources [5]. It is expected to provide greater

[^2]bandwidth efficiency and flexibility to both long and short reach networks [10], [11]. Table 1.1 compares a number of demonstrated technology prototypes used for optical packet switching fabrics purely in terms of the optical performance. This table indicates that the inherent signal regeneration properties of electronic switch fabrics are highly attractive when moderate transmission rates are used. It also shows that static wavelength tuning switches facilitates routing by means of advanced electronic control through a passive wavelength router and, therefore, does not suffer significant optical impairments. Both systems are, however, narrowband systems with a single wavelength per port. The remaining active optical switching technologies outlined in Table 1.1 are broadband and can also incur additional optical power penalties, due to crosstalk, noise, loss, or signal impairments.

When comparing the implementation of switching technologies for broadband optical interconnects, the electronic and static wavelength routing solutions reveal significant disadvantages. Requiring additional transceivers for each wavelength imposing an undesirable power consumption and large footprint. The active switching schemes, offer the potential for low-complexity broadband routing with much more compact solutions. In particular Semiconductor Optical Amplifiers (SOA) gates offer the broadest spectral performance, without the restrictions imposed by channel blockers, directional couplers and interferometers.

Optical packet switching networks require large scale switches (16 I/O ports or bigger) with broadband and high-speed re-configurations capabilities [12] with low power consumption. The technologies shown is table 1.1 fulfil some of the requirements but not all of them. Some of them like the electronic core technology, can achieve very high connectivity but with high energy consumption (10's nJ per bit) and limited bandwidth. The active switching elements like SOAs offer broadband and high-speed reconfiguration capabilities with relatively low energy consumption (10's pJ per bit) but its scalability in port count is still under active research.

Table 1.1: Key Technologies Available for WDM Optical Packet Switch Fabrics.

| SwitchTechnology | Electronic Cores [5] | Optical Cores |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Static Wavelength tuning [13] | ** Reconfigurable Wavelength tuning [12] | Phase Modulation [14], [15] | Loss Modulation [16] | Gain Modulation [17], [18] |
| Implementation | WDM Optical Circuit Switching | Fast Tunables with passive wavelength routers | MEMs-based WSS | Mach-Zehnder Directional Couplers | Channel Blockers with passive wavelength routers | SOA gates |
| Electrical Characteristics | x Added TX/RX | x Additional laser control | $\checkmark$ Low Switch Voltage | x High Switch Voltage | $\checkmark$ Low Switch Voltage | $\checkmark$ Low Switch Voltage |
| $\begin{gathered} \text { Optical } \\ \text { Characteristics } \end{gathered}$ | $\checkmark$ Signal regeneration <br> $\checkmark$ Error correction <br> $\checkmark$ Performance monitoring <br> $\checkmark$ Sub-wavelength routing | $\checkmark$ Low loss <br> $\checkmark$ Low Crosstalk <br> $\checkmark$ No added Noise <br> $\checkmark$ No added distortion | $\checkmark$ Low crosstalk <br> $\checkmark$ Low loss <br> $\checkmark$ No added Noise <br> $\checkmark$ No added distortion | x Moderate Loss <br> x Moderate Crosstalk <br> $\checkmark$ No added Noise <br> $\checkmark$ No added distortion | $\times$ High loss <br> $\checkmark$ Low Crosstalk <br> $\checkmark$ Low Noise <br> $\checkmark$ Low distortion | $\checkmark$ Lossless <br> $\checkmark$ Low Crosstalk <br> $\times 7 \mathrm{~dB}$ Noise <br> Figure <br> $\times$ Distortion prone |
| Channel Granularity | $\times$ Narrowband fixed $\lambda /$ port <br> $\checkmark$ Broadcast possible | $\times$ Narrowband fixed $\lambda /$ port <br> $\times$ No Broadcast | $\checkmark$ Broadband <br> $\checkmark$ Broadcast possible | x Moderate bandwidth <br> $\checkmark$ Broadcast possible | x Moderate bandwidth <br> $\checkmark$ Broadcast possible | $\checkmark$ Broadband <br> $\checkmark$ Broadcast possible |
| Footprint | $\times$ Added TX/RX <br> $\mathbf{x}$ Added de/mux | × Large footprint | x Moderate footprint | $\times$ Large footprint | $\checkmark$ Compact | $\checkmark$ Compact |
| Switching time | Nanosecond region | $\text { 10's to } 100 \text { 's }$ <br> nanosecond | * Microsecond | 10's to 100's nanosecond | Nanosecond region | Nanosecond to picosecond region |
| Scalability | $\checkmark$ Very high port count | $\times$ Small size | $\checkmark$ Large size | $\checkmark$ Large size | $\checkmark$ Large size | $\mathbf{x}$ Moderate size |
| Energy Consumption <br> [19] | 10's nJ per bit | 1 nJ per bit | 10pJ per bit | 1 nJ per bit | 10pJ per bit | 80pJ per bit |

SOA = Semiconductor Optical Amplifier, WSS = Wavelength Selective Switch, ${ }^{* *}=$ Not for packet/burst switching

This thesis focuses on one of the key building blocks for realizing high capacity, low latency optical networking, namely a high capacity and highly scalable optical switch. Although several technologies are available for implementing such devices, the focus is mainly on Semiconductor Optical Amplifier (SOA) based switches, in particular SOA-based space switches. These switches are superior on a number of key points, as they are extremely versatile with respect to system applications (from long range networks to short range networks), have a large optical bandwidth, and can be integrated. Still some challenges remain to be investigated such as scalability integrity, data capacity limits and energy efficiency.

The work combines a physical layer perspective with a system level perspective on SOA-based optical switches, where experimental demonstrations are supported by a physical modelling to face some of the challenges mentioned. The numerical description provides valuable insight into the performance, and possible optimization of ultra high capacity SOA-based switches. In the next section, the main contributions of this research work are presented.

### 1.3 Novel Contributions

- Demonstration of a novel $2 \times 2$ switching structure optimized to serve as a building block for high port-count switches using multiple stages of this element. This novel switch structure minimizes the number of electrodes, reducing the control complexity of the switch. This was demonstrated, for the first time ever, in an all-active photonic integrated $2 \times 2$ SOA-based switch using quantum dots (QD) emitting in the 1550 nm telecommunications window.
- Demonstration of the first all-active photonic integrated multistage 4 x 4 QDSOA-based switch in the 1550 nm emission region. Operation characteristics and results experimentally observed in such devices make them highly promising for larger scale monolithic photonic circuits.
- Demonstration of the first active-passive monolithically integrated multistage quantum well (QW) 4x4 SOA-based switch working at serial line rates of 160 and $320 \mathrm{Gbit} / \mathrm{s}$. This represents a highly promising route to large scale monolithic optoelectronic interconnection circuits operating at ultrahigh line rates with energy efficient signal processing.
- The capacity limitations of scalable SOA-based multistage switches are theoretically studied for the first time. Experimental findings are used to calibrate and compare the numerical models. $640 \mathrm{Gbp} / \mathrm{s}$ transmission is
predicted.
- A new 16x16 switch architecture has been proposed, for SOA-based switches, optimised for a non-blocking operation with a low number of SOA switching elements. This switch uses a low number of switch cascades and a new set of miniaturised building block to make it compact.


### 1.4 Thesis Outline

In this dissertation work, I combine physics knowledge of materials and quantum dots with engineering and device design skills to fabricate and assess state of the art photonic integrated switching circuits. I link the knowledge acquired from these devices with deep understanding of the implications and concepts of ultrafast optical communications networks to design and experimentally assess monolithic interconnects operating at ultrahigh line rates up to 320 Gbps (for a total potential data capacity of 1280 Gbps ). The implemented Multi-Quantum Well (MQW) multistage device represent one of the most complex multistage InP photonically integrated circuits ever reported; with up to four SOA stages. To provide further insight into the scaling of line rate and connectivity for larger scale integrated switching circuits, simulation studies are performed.

This dissertation will discuss through the use of different materials and integration technologies that photonic integrated SOA-based optoelectronic switches can be scalable in either connectivity or data capacity and are poised to become a key technology for very high-speed applications. In Chapter 2, the optical switching background with the drawbacks of optical switches with electronic cores is discussed. The current optical technologies for switching are reviewed with special attention given to the SOA switches. Chapter 3 discusses the first demonstrations using quantum dot (QD) material to develop scalable and compact switching matrices operating in the $1.55 \mu \mathrm{~m}$ telecommunication window. In Chapter 4, the capacity limitations of scalable quantum well (QW) SOA-based multistage switches are assessed through experimental studies for the first time. In Chapter 5 theoretical analysis on the dependence of data integrity as ultrahigh line-rate and number of monolithically integrated SOAstages increases is discussed. Chapter 6 presents some designs for the next generation of large scale photonic integrated interconnects. A $16 \times 16$ switch architecture is described from its blocking properties to the new miniaturized elements proposed. Finally, Chapter 7 presents several recommendations for future work, along with some concluding remarks.

## Chapter

## 2 Optical Switching

This chapter introduces optical switching and discusses its technologies advantages and disadvantages. This chapter also discusses the promises that photonic integration technologies and the use of new materials bring.

### 2.1 Introduction

The current technologies in the interconnection network start to limit the possible "universal access" for Internet and data communications [20]. The available, several hundred gigabits/second, capacity in optical fibers, is limited by the electronic low speed "intelligence" or processing at the interconnection network.

To overcome this limitation, optical high-speed transmission streams are broken into several lower-speed electronic data streams operating in parallel. Such optoelectronic conversion and the use of more and more electronic signal-processing in parallel to scale the system, consume considerable energy and increase the system footprint as the bit rate and the number of I/O ports increases [21]. This has increased the system power demands and pushed aggregate capacities; creating an "energy-footprint" bottleneck in the interconnection network [22]. Therefore, it is increasingly desirable to introduce highly functional, low power and large scale optical interconnection technologies with the potential to enable high capacity-bandwidth systems to scale in a different manner than today's systems.

### 2.2 Optical Switching

It is clear that the increasing demands in interconnection bandwidth can be met by using higher data rates and/or more data links. The use of multi-channel schemes, i.e. Wavelength Division Multiplexing (WDM), to exploit today's system bandwidth [23], [24], created the challenge of switching the large number of wavelength channels that it enables. Each wavelength channel can
transmit bit rates of $2.5,10$ and 40 Gbps that are now available and soon bit rates of about 100 Gbps will be available commercially [25]. Since switching in these networks still is performed by electronics, optical to electrical to optical (O-E-O) conversions are essential at switching centres and cross-connect nodes. These electronic switches dot not work at high rates, so incoming signals have to be not only converted from optical to electrical form but also have to be demultiplexed to lower bit rates. In conclusion, the use of electronic cores for switching lacks scalability and suffers from serious performance bottlenecks rising power consumption and cost. To omit these power-hungry, expensive signal conversions and demultiplexing inconvenients, switching systems based on optical technology have been implemented in research laboratories and industry [9], [26].

Optical switching, enables optical signals to be switched directly from inputs to outputs without conversion to electronic form. Switching in the optical domain brings tremendous advantages to the network. It extends the reach of the immense optical bandwidth from transmission systems to the switching nodes, increasing the information capacity of the network to levels that are beyond reach with electronic switching. The migration of switching to the optical domain has the potential to enhance network agility, flexibility and reliability, and can make the network more cost effective. An additional benefit of the use of optical switching technologies is thought to be a significant energy efficiency improvement within data centers and telecommunication routers. This is the reason behind this work, to assess the possible energy efficiency improvement while pushing the technology limits.

Different technologies are being used to construct optical switching elements. These elements exploit various optical effects in various materials. In general, these technologies can be grouped into two main categories [5]: lightguided based switches and free-space switches. Each category can be further divided into different classes, depending on the physical phenomena used to switch the light between inputs and outputs.

It must be noted that regardless of the physical effect responsible for the switching process, which is used as platform for this categorization, external control of the switching device is electrical in the vast majority of cases. Electrical control is used to trigger electro-optic effects, to generate acoustic surface waves, to supply heating energy, to actuate switching systems and to control SOA gates. These five categories summarizes most of the optical switching technologies which have received considerable attention from both academy and industry. Other technologies which do not perfectly fit within this classification may also exist in the literature, but its characteristic are not
reviewed in this thesis due to technological difference such as very different packaging approaches, e.g. bubble jet switch [27], non linear directional coupler [28], moving fiber [29], moving beam[30], thermo-capillary switch [31]and holographic switches [32].

We can distinguish: electro-optic switches, acousto-optic switches, thermooptic switches, opto-mechanical, SOA-based switches. Detailed description of different technologies and examples of optical switching elements can be found in Table 2.1.From this table it is possible to conclude that although the optomechanical technology offers the best scalability and signal integrity its main limitation relies in its reconfiguration time which is in the order of microseconds. This limitation becomes important when routing high bit rates. On the other hand Optical Amplifier-based technologies offer one of the fastest reconfiguration times, lossless operation. Although this technology has very important characteristics there are still challenges to solve such as cost, scalability and footprint.

Table 2.1:WDM Optical Packet Switching Fabrics, Optical Mechanisms and Performance Comparison.

| Technology | Material | Mechanism | Switching time | Scalability | Signal Integrity |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Electooptic | Lithium-Niobate [33-35] | Refractive Index Modulation | Nano-second region | $\checkmark \quad$ Low power consumption <br> $\times$ Moderate footprint <br> $\checkmark \quad$ Large port switch size | $\checkmark \quad$ Low PDL <br> $\times \quad$ Moderate crosstalk <br> $\mathbf{x} \quad$ High insertion loss |
|  | Liquid Crystal [36-38] | Birefringence + <br> Polarization <br> Control | Micro-second region | $\checkmark$ Low power consumption <br> $\mathbf{x}$ Large footprint <br> $\checkmark \quad$ Large port switch size | $\checkmark \quad$ Low PDL <br> $\mathbf{x} \quad$ Moderate crosstalk <br> $\mathbf{x}$ Moderate insertion loss |
| Acoustooptic | Lithium-Niobate <br> [39], [40] <br> III-V SCs [41] | Refractive Index <br> Modulation + <br> Polarization <br> Control | 10's to 100's of nanoseconds | $\times$ Moderate power consumption <br> $\mathbf{x}$ Moderate footprint (IIIV SCs) <br> $\mathbf{x}$ Small port switch size | $\times$ Low PDL <br> $\times \quad$ High crosstalk <br> $\mathbf{x}$ High insertion loss |
| Thermooptic | $\begin{aligned} & \text { Silica [42], [43] } \\ & \hline \begin{array}{l} \text { Polymer [43], } \\ {[44]} \end{array} \\ & \hline \end{aligned}$ | Refractive Index Modulation | Millisecond region | $\mathbf{x}$ High power consumption <br> $\mathbf{x}$ Large footprint <br> x Moderate port switch size | $\times \quad$ Low PDL <br> x Low crosstalk <br> x Moderate insertion loss |
| Optomechanical | MEMS [45-49] | Actuator to change the mirror reflection angle | Millisecond [5052] Microsecond [53] | $\checkmark \quad$ Low power consumption <br> $\mathbf{x}$ Compact but moving parts limits reliability <br> $\checkmark \quad$ Very large port switch size | $\checkmark \quad$ Low PDL <br> $\checkmark \quad$ Low crosstalk <br> $\checkmark \quad$ Low insertion loss |
| Optical <br> Amplifierbased | III-V <br> Semiconductor <br> Optical <br> Amplifiers [54] | Refractive Index Modulation + Gain <br> Modulation | Sub/Nanosecond region | $\times$ Moderate power consumption <br> $\checkmark$ Compact footprint <br> $\times \quad$ Moderate port switch size <br> x Scalability limited by noise | $\checkmark \quad$ Low PDL demonstrated <br> $\checkmark$ Low Crosstalk <br> $\times \quad 7 \mathrm{~dB}$ Noise Figure <br> $\times \quad$ Distortion prone <br> $\checkmark$ Lossless |

SCs $=$ Semiconductors, PDL $=$ Polarization Dependent Loss

### 2.3 Optical Switching and Contention

The nodes increasingly deployed in telecommunication are Optical Add/Drop Multiplexers (OADMs) and Optical Cross-Connects (OXCs). Different architectures of OADMs and OXCs were proposed in the literature and implemented in practice [55]. Some of them use optical switching fabrics to switch fibres or wavelengths. Most of the implemented optical fabrics use MEMS switches because they are relatively cheap and mature [51]. But MEMs have the drawback that their switching time is rather slow, and cannot be used in Optical Packet Switches (OPS). Much faster switching elements are needed in OPS. However, fast optical switches are at the moment very expensive and not mature.

The compromise between the circuit switching and packet switching is the Optical Burst Switching (OBS). OBS is packet based, which makes it potentially more bandwidth efficient than OCS. The technological requirements to implement OBS are relaxed in comparison to those of OPS. In an OBS network, packets are assembled into larger data bursts (DB) than in pure OPS. In packet (burst) switching, one of the important functions of the switch it to solve the output contention problem.

This contention appears when two or more packets are to be directed to the same output at the same time. The output contention can be solved in the space, wavelength, or time domains. In the space domain, one packet is directed to the desired output, while other competing packets are directed to other outputs. When wavelength multiplexing is used in the output ports, contention may be solved in the wavelength domain by sending contention packets to the same output but on a different wavelength. This requires wavelength conversion capability in the switching node. Finally, when one of the competing packets is sent to its original output, other congested packets are directed to the memory and delayed for some time. This is call buffering and it is an important functionality in optical burst-switched networks. It allows the temporal storing of data bursts or packets to resolve contention for the switch outputs. These contention challenges have to be addressed in the design of such optical packed switched networks. Nowadays these challenges are assumed to be solved in the electrical domain at the edge of the optical switch.

### 2.4 Optical Switching Technologies with SOAs

Most of the proposed approaches to create highly functional, low power and large scale optical switching technologies implement semiconductor optical
amplifier (SOA) as gates [54]. The operation principle of SOA gates is the optical gain manipulation when an electrical current is injected into the SOA active region.

Using optical gain for switching enables the use of the "broadcast-andselect" method, which is the method used "at the heart" of the proposed circuits in this thesis. In this method, the input signal power is divided into two or more paths, i.e."broadcast", and SOA gates are used to "select" any of the paths. The optical signal in the path with the SOA turned ON will be amplified, and thus selected, while the optical signal in the path with SOA turned OFF will be attenuated. These SOA-based optical switches offer the potential for a broadband, fast reconfigurable and loss-less routing [56] with electrical energy consumption nearly independent to the line-rate or data format [6] thus breaking the electronics' vicious link of rising line-rate and increasing energy consumption.

Extensive research into optical switching has been carried for various network applications. The SOA has been identified as a useful switching technology for packet switched long reach and short reach interconnection networks. The key projects using SOAs for WDM packet and wavelength routing switches are listed in the Table 2.2. To achieve higher capacitybandwidth systems, recent SOA-based test-bed studies have focussed on the routing of tens of wavelength multiplexed 40 Gbps data signals over single and multiple stage networks of discrete switching elements [17], [57-61] and by using nonlinearities in discrete SOAs (e.g. cross gain and/or cross phase modulation) higher line rates, ultrafast routing and ultrahigh speed optical demultiplexing has been achieved [62-64]. Remarkable challenges still remain in terms of cost, connectivity, and footprint, but photonic integration of these interconnection technologies [65], [66] is now striving to deliver in many of these areas [67].

Table 2.2: Key projects using SOAs for WDM optical packet switching.

| Long Reach Networks (Backbone, WAN and MAN) |  |
| :---: | :---: |
| Key to Optical Packet Switching (KEOPS), 1998, European [68] | All-optical transport and switching platform for high capacity applications <br> Wavelength routing switch +3 R optical regeneration and packet header rewriting capabilities |
| Wavelength Switched Packet Network (WASPNET), 1999, UK [69] | Wavelength routing and network control + Contention resolution through wavelength conversion + Optical Buffering with FDL in a switch with recirculation configuration |
| Hybrid Optoelectronic Ring Network (HORNET), 2003, USA [70] | WDM optical packet transmission over a ring MAN network <br> Fast tunable TXs + wavelength routing switches + media access control to avoid packet collision |
| Data and Voice Integrated over DWDM (DAVID), 2003, European [9] | Highlights the potential of optical packet switching for high capacity MAN and WAN networks <br> A non-blocking 16x16 SOA based switch optical crossconnect for space and wavelength selection <br> A 32-gate SOA switch module for high speed packet switching |
| Short Reach Networks |  |
| Smoothed Optical Asynchronous Time <br> Division Packet Switching (SOAPS), 2005, UK, Intel [71] | High capacity transparent optical packet switch with low latency and low cost using commercially available optical and electrical components. <br> $3 \times 3$ SOA-based switch fabric + gigaEthernet cards + media access control + edge electrical buffering for contention resolution |
| Data Vortex, 2007, USA, Columbia University [72] | Architecture uses deflection routing to eliminate optical buffering. <br> $12 \times 12$ switch with $2 \times 2$ SOA-based nodes arranged in a hierarchical switching structure |
| Scalable Photonic Integrated Network (SPINet), 2007, USA, Columbia University [58] | Architecture for optical packet switched interconnection networks for LAN, SAN and HPC systems <br> 4x4 3-stage optical packet switch with: optical address encoding/decoding + contention resolution + physical layer acknowledgement transmission and path distribution. |
| Optical Shared Memory Supercomputer (OSMOSIS), 2007 USA Corning and Europe IBM [10] | 64-node wavelength switched network for high performance computing applications. <br> 2048 port optical switch using a fat-tree connected 64 -node switch architecture + OEO conversion and electrical buffering between the switch stages. |

### 2.5 Photonic Integration: A viable solution

Integrating multiple photonic functions on a single chip requires miniaturized optical circuits that consists of passive components (e.g. waveguides) as well as active ones (e.g. light sources, amplifiers, detectors). These components must be manufactured on the surface of a thin substrate of semiconductor material that has been optimized for generating and transporting laser light. The integration of optical devices on semiconductor material promise advantages such as: less power consumption, speed, robustness, potentially cheaper and in some cases compatible with electronic integration technologies [20]. Characteristics that can make photonic integration a cornerstone in the future of optical communications.

### 2.5.1 Integration technologies

The photonic integrated circuits (PICs) have been fabricated in a variety of material systems, including elemental semiconductors ( Si - and Ge-related), compound semiconductors (InP and gallium arsenide (GaAs)-based), dielectrics ( $\mathrm{SiO}_{2}$ and $\mathrm{SiN}_{\mathrm{x}}$-related), polymers and nonlinear crystal materials (e.g. $\mathrm{LiNbO}_{3}$ ) [73]. Each of them exhibit desirable but discrete functionalities. For example, InP and GaAs are good materials for light sources, while silica- and Si-based waveguides exhibit at least an order of magnitude lower propagation loss than their group III -V counterparts. The reality is that both, InP and Si , offer advantages and disadvantages when creating the desired highly functional, low cost, low power and large scale photonic integrated interconnection technology. Three major platforms have been exploited and developed.

The Si-platform has shown promise for large-scale integrated circuits mainly due to its claimed potential compatibility with the standard complementary metal-oxide semiconductor (CMOS) integration process, holding the promise to enable both optical and electronic integration. The relative maturity and ease of manufacture of this technology has led to the increasing use of silicon-based planar lightwave circuits (PLCs) for integrating functions such as reconfigurable optical add/drop multiplexers (ROADMs) [74]. However, the practical difficulties associated with implementing high-performance active optoelectronic functions such as lasing and modulation, generally limits its usefulness to the integration of mainly passive optical devices.

The immature, but promising, III-V/Si heteroepitaxy platform, nowadays is being developed to tackle the problem of low intrinsic optical gain in silicon. This is done through the coupling of the high single-pass direct-bandgap gain of III-V materials with the CMOS compatibility of high-index-contrast silicon
waveguides [75-77].
The InP-platform supports light generation, amplification, modulation and detection. It enables all the key high-value optoelectronic functions required to be integrated on a single substrate maximizing potential cost reduction. It has demonstrated the ability to reliably integrate both active and passive optical devices operating in the 1310 nm or 1550 nm telecom windows with the capability of mass production using standard high-yield, batch semiconductor manufacturing processes [74].

### 2.5.2 Quantum confined materials

The exploration of novel structures at the nano-scale, such as quantum well (QW) and dots (QD), and how to make them useful for optical telecommunications is especially exciting as it is believed that these materials will open the way for smallest, most complex, least power-consuming and fastest photonic integrated devices. Bringing us closer to the goal of a vastly superior network performance [20]. Researchers studying semiconductor laser and amplifiers have improved the performance of these devices by altering the density of states through higher dimensional carrier confinement. From bulk, QW to QD.

In a regular bulk material, no carrier confinement is present and the density of states increases smoothly as the square root of the energy. A bulk SOA device requires high bias current levels because the amount of carriers needed to reach gain is only achieved after first filling the lower energy levels [78].


Figure 2.1: The density of states for bulk, QW and QD structures. Carrier Confinement Bulk (0D), QW (2D) and QD (3D) [79].

In a QW material, the carriers are confined in two dimensions (2D) and the density of states is described by a Heaviside step function of the energy. A lower operation bias current, in comparison to bulk materials, is achieved in QWs because they provide gain from the first energy level at the bottom of the band. This 2D carrier confinement enables a superior performance at higher temperatures and a higher modulation bandwidth [78]

In a QD material, the carriers are confined in three dimensions (3D) and the density of states is described by an ensemble of delta energy response [79]. Recent development in QD-SOAs have shown exciting attributes that are desirable for optical switches and are enabling new opportunities for large scale photonic interconnection networks. These attributes include a fast reconfiguration response [80], low distorsion [81], low noise figure ( $<5 \mathrm{~dB}$ [81]), high output saturation power ( 23 dBm ) and potential for uncooled operation [82-84] highlighting the potential of the QD SOA materials for enhanced performance in high capacity and high port count data routing applications.

### 2.5.3 Towards High Capacity SOA-Based Switches

Challenges in new materials, optical device designs and overall system architectures are being faced to produce the desirable impact in future high capacity telecommunication systems.

Photonic integration of SOA-based switches improves their routed signal integrity and energy efficiency. The photonic integration of these devices reduces optical losses by minimising the number of on-off-chip connections. This additionally improves noise performance and reduces operating gain for the SOA gates. This is important as the bias current used for amplification, non-radiative and spontaneous recombination ultimately determines the energy consumption. The use of energy-hungry temperature controllers in SOA integrated circuits is importantly reduced through epitaxial designs that enable an enhanced electronic confinement and therefore excellent electronic injection efficiency at high temperature [85], [86].

The race for high capacity, high connectivity switching circuits using SOAbased devices has demonstrated integrated InP SOA-based interconnection sub-systems, in which 40 Gbps transmission has been achieved for multiwavelength transmitters [87], tuneable wavelength convertors [88], and twoinput two-output switch matrices [89]. However, data routing integrity has mainly been studied for single stage circuits, and multi-stage networks of switches are required to scale the network connectivity. A recently reported 3stage monolithically integrated $16 \times 16$ Clos network routing 10 Gbps data [90]
represents the most complex circuits reported to date. Here data rates were limited by signal degradation from noise accumulation and gain saturation due to the all-active integration approach followed in the fabrication of the device

### 2.6 Summary

The increasing capacity requirement in interconnection networks creates a problem in the switches with electronic cores. Optical switching without electrical conversion has number of advantages such as capacity bandwidth with good scalability in power and costs. Among the optical switch technologies, the SOA with its broad bandwidth, moderate power consumption and nanosecond switching speed has the highest potential to meet the requirements of future interconnection networks.

Optical switching with SOAs, however, suffers from signal distortion, specially at low data rates, and amplified noise that degrades the data integrity. The use of QD materials together with photonic integration technology promises interconnection technologies with exciting attributes. These attributes include high gain [81] and output power saturation power, high switching speeds [91], low penalty performance [92] and enhanced temperature stability [93]. Their high output saturation power relaxes the power budget in multistage switches improving their cascadability performance. The uncooled operation will improve their hardware and energy efficiencies, leading to cost savings. In the next chapter, the first experimental studies of monolithic quantum dot SOA-based multistage switches operating at 1550 nm are presented for the first time.

## Chapter

## 3 Monolithic QDSOA Based Switches

This chapter is based on the publications [94-98] made about this topic during this Ph.D project. This chapter describes the impact that monolithic cascaded quantum dot SOA-based switching devices could have when scaling such devices to higher number of connections.

### 3.1 Introduction

Photonic integrated switches using SOAs as gates have been demonstrated using broadcast-select [99] and cross-point architectures [100]. However, such approaches are complex to scale, with numbers of waveguide crossings and multiple control signals increasing rapidly with connectivity. The epitaxial design for the mentioned SOA-based switches has commonly impaired saturation properties and compromised performance at high data rates.

Research into quantum dot (QD) semiconductor optical amplifiers (SOAs) has shown exciting possibilities for their use in optical switching applications. Characteristics such as, multi-Terahertz bandwidth, low distortion, low noise figure [81], fast gain recovery [80] and potential for uncooled operation [84] make them a promising building block for future hardware-efficient photonic switching networks. In this chapter, the developed monolithic $1.55 \mu \mathrm{~m}$ QDSOA switches will be described. The space switch design and fabrication process will be described before its static and data routing characterisation is presented.

### 3.2 QD SOA Amplifiers and Switches

The mentioned quantum dot characteristics (e.g. massive bandwidth, low distortion) and good cascaded performance [101] make the QD-SOAs extremely interesting candidates for the advanced optical switch fabrics
required in the next generation low-latency, high-bandwidth interconnection networks. To this end, some research groups have done some pioneering research. The first monolithic QDSOA-based $2 \times 2$ switch operating in the 1300 nm spectral window has been demonstrated by the University of Cambridge together with NL Nanosemiconductor $\mathrm{GmbH}^{4}$ and it has shown negligible data degradation, 0.1 dB power penalty, for $10 \mathrm{Gbits} / \mathrm{s}$ data routing [92].

In this chapter, the first demonstrations of QDSOA-based switches operating in the 1550 nm telecommunications window will be presented, showing negligible signal degradation with excellent power penalties of the order 0.2 dB and $0.4-0.6 \mathrm{~dB}$ for 2 x 2 and 4 x 4 switching circuits, respectively [94], [98]. In this section the all-active layer stack is described together with the fabrication process. Then the switch designs and characterisation details will be presented.

### 3.2.1 QD Fabrication Technology



Figure 3.1: All active fabrication technology with QD material.
The fabrication of a semiconductor integrated optical device consists of two main steps: the semiconductor wafer growth with a specific layer stack and the fabrication of the optical devices on the grown wafer. The fabricated circuits have been devised and prototyped on five stacked InAs QD active layers

[^3]embedded in a Q1.15 InGaAsP separate confinement heterostructure with an ultrathin GaAs interlayer underneath each QD layer to control the emitted wavelength. A single step all-active epitaxy is used. The width, height and surface density of the QDs are: $30-60 \mathrm{~nm}, 4-7 \mathrm{~nm}$ and $\sim 3 \times 10^{10} \mathrm{~cm}^{-2}$, respectively [102], [103]. Bottom and top claddings are $500 \mathrm{~nm} n$-InP buffer and $1.5 \mu \mathrm{~m} p$ InP, completed by a $75 \mathrm{~nm} p$-InGaAsP contact layer.

The fabrication process follows a three step etching with tailored photolithographic masks enabling the deployment of shallow, deep and isolation waveguides throughout the circuit. This facilitates: low divergence waveguide crossings for low crosstalk crossovers, tight waveguide bends of down to 100 microns for ultra-compact circuit layouts and electronically isolated regions with isolation exceeding $10 \mathrm{k} \Omega$; all within the same circuits. The planarization has been performed prior to gold evaporation and plating, see Figure 3.1. The devices have been mounted as-cleaved, epoxy bonded to patterned ceramic tiles and wire bonded for assessment.

### 3.2.2 Single-stage- 2 x 2 QD-Switch

The first $1.55 \mu \mathrm{~m}$ highly scalable two-input, two-output quantum dot optical amplifier crossbar switch has been proposed, fabricated and demonstrated exhibiting negligible power penalty when routing 10Gbit/s data, providing an important building block for larger switch matrices.

### 3.2.2.1 Design



Figure 3.2: Top Schematic design. Bottom Crossbar functionality
The implemented device is a $2 \times 2$ broadcast and select tree-architecture implemented into a cross bar circuit. In a crossbar switch the optical paths
between input and output are made by enabling either the cross or the bar state. The bar state directly maps the input ports to the output ports. In the cross state the inputs are not mapped directly to the outputs, they are interchanged. For clarity, Figure 3.2, coloured arrows are used to distinguish between input ports. In the bar state the upper input port is mapped directly to the upper output port and in the cross state the upper input signal is mapped to the lower output port.


Figure 3.3:Multistage architecture for larger port count switches. 16 port butterfly network using the presented switching block.

The 2 x 2 crossbar circuit schematic, shown in Figure 3.2, incorporates a novel electrode geometry that is specified to address common waveguides, simplifying control and minimising the number of electrical connections and size. This is extremely important since these circuits might be implemented as building blocks of larger multistage matrices, as shown in Figure 3.3. In this figure a 16 -input 16 -output switch is implemented using $2 \times 2$ switching elements. Thus to create hardware and energy efficient switching devices it is important to reduce the electrode count to reduce control complexity and energy consumption.

The top view scanning electron micrograph of the fabricated device is shown in Figure 3.4. The optical paths are implemented with a combination of multimode interference splitters (MMI) and combiners located within the input and output regions. The fabricated two-input, two-output crossbar is 3.2 mm in length with gate length of 1.4 mm .


Figure 3.4: Monolithically integrated crossbar switch.
The input and output waveguides are placed on a 0.25 mm pitch for ease of fibre access. A crossing is implemented within output electrodes using tight bend radius $100 \mu \mathrm{~m}$ curves in combination with shallow-etched orthogonal crossings. This allows the area required for crossings to be significantly reduced.

### 3.2.2.2 Characterisation



Figure 3.5: Characterisation set-up.
In the experimental characterisation setup, Figure 3.5, multi-pin probes are used in combination with a reconfigurable electronic multiplexer to connect the current sources. The circuit was assessed on a temperature controlled stage at $17^{\circ} \mathrm{C}$ and four lensed fibres were used to characterise all the switching paths.

The mean fibre coupling loss between fibre and chip is estimated from photocurrent measurements to be 8 dB per facet, including an estimated 1.5 dB loss through the cleaved facet. To estimate the off-state loss, direct power measurements of output signals with respect to an input signal with in-fiber power of 0 dBm at 1550 nm were performed. This procedure gave a typical 30 dB off-state fibre-coupled loss. The expected off-state fibre-coupled loss was
calculated to be 25 dB ( 8 dB coupling loss $/$ facet $+3.5 \mathrm{~dB} / \mathrm{MMI}+6.5 \mathrm{~dB} / \mathrm{cm}$ waveguide loss). The QD devices shown a high polarisation dependant loss making them transparent in the TM state of polarisation. In following sections this excess loss is discussed together with the low QD gain achieved within these devices

### 3.2.2.3 Data Routing



Figure 3.6: Switch experimental arrangement. Polarisation controllers not shown
The experimental arrangement to assess the integrity of routed data is shown in Figure 3.6. Power penalty measurement was performed using a XFP-Finisar transceiver to measure a 10 Gbps data rate signal with a $2^{31}-1$ pseudorandom bit sequence. The polarisation is carefully aligned and additional fibre amplification is provided to overcome fibre chip coupling losses and on-chip losses from splitters and combiners. In-fibre input powers of 10 dBm at 1550 nm are used. Input and output sections in Figure 3.4 are biased at 160 mA .

Off-state and On-state gate currents are set to 0 mA and 120 mA , respectively, enabling switching extinction ratios within 23.8 and 24.5 dB for the switch paths. The output signal from the switch circuit is optically filtered for broadband noise rejection to assess the data routing performance.


Figure 3.7: Bit Error Rate for each switched path

Power penalty performance is assessed from the bit error rate dependence on received power shown in Figure 3.7 where the trend-line is given for back to back data to assist the eye. Symbols describe the results obtained when data is input into both top (squares and circles) and bottom (triangles and diamonds) waveguides when routed though a bar or cross state, respectively. Path dependent power penalties of 0.15 to 0.25 dB are observed with no evidence of distortion.

### 3.2.3 Multistage 4x4 Switch Matrix

Many of the single stage SOA architectures proposed have scaled poorly. Mainly because their insertion loss increases rapidly as the number of switching elements increases. Multistage switching networks are known to enable considerable increases in interconnectivity, but there is little work into the feasibility of monolithically cascaded meshed amplifier circuits. As the number of ports increases, in SOA-based photonic integrated switch, limitations as noise, distortion and crosstalk become more important and need to be studied to implement solutions. To date, crosstalk studies have been restricted to discrete components [104], steady state integrated circuits [105], and simulation [106]. Therefore it is important to study the technology limits while assessing highly scalable and high capacity photonic integrated switches.

In this section, a study on $10 \mathrm{Gbit} / \mathrm{s}$ data routing and meshed interconnection crosstalk is addressed, for the first time for QD circuits, to assess the impact of monolithic cascaded switching circuits.

### 3.2.3.1 Design and Fabrication

The $4 \times 4$ multistage switch was implemented using the same five stack quantum dot active layer and fabrication process described in previous sections. Electrically-isolated deep and shallow amplifying waveguides were implemented in the required interconnection topology. Multimode interference (MMI) couplers are employed as splitters and combiners with separately contacted gate waveguides enabling the reconfigurable routing. Deep etched curved waveguides with minimum bend radii of 0.1 mm provide compact interconnection.

The switch architecture is conceived to simplify both electronic and photonic interconnection with an electrode geometry, again, specified to address common waveguides, thus simplifying control and minimising the number of electrical connections. A modified version of the novel architecture and highly scalable 2 x 2 switch proposed in the previous section is used as a building block in the designed of the first $1.55 \mu \mathrm{~m}$ multistage 4 x 4 switch matrix.


Figure 3.8: $2 \times 2$ crossbar electrode connections
The electrode connections that allow two operational states for each $2 \times 2$ crossbar switch element: cross and bar are shown in Figure 3.8. One plated electrode is implemented for each pair of gates enabling a considerable reduction in electrical complexity. Only two circular bond pads are therefore provided for each crossbar element.


Figure 3.9:Dual stage $4 \times 4$ design circuit.
The dual-stage four-input four-output $(4 \times 4)$ circuit, shown in Figure 3.9, is 3.2 mm in length with gate length of 0.8 mm . The input and output waveguides are placed on a 0.25 mm pitch for ease of fibre access. The paths are implemented with a combination of multimode interference splitters (MMI) and combiners located within the input, shuffle and output regions (pads 00, 07 and 13). These are interconnected by two stages of cascaded SOA gates (pads $03-06$ and 09-12) which are electronically configured. To fully operate the switch matrix, only five pads need to be in the on-state at any given time.

A reduced shuffle network is implemented at the centre of the switch to interconnect four crossbar switch elements. Allowing any optical input to be directed to any optical output by means of electronic addressing, although not necessarily simultaneously. This blocking behaviour might be addressed with an efficient packet time-scale media access protocol. The $4 \times 4$ routing map enables non-blocking operation as part of a larger scale network such as the butterfly in Figure 3.3 and provides the basis for studies into cascaded switches in this work. The connections for the switch matrix including three of the mask layers is shown in Figure 3.9. This 4 x 4 all-active switch schematic includes the SOA waveguide layer in dark green, $p$-metallisation denoted by the light shading (green), and regions with shallow SOA waveguides denoted by the dark shading (green). The mask layer for the electrical isolation is not shown, the InGaAs capping layer is removed between the metal areas for this purpose.


Figure 3.10: Photograph of fabricated device.
The physical implementation photograph of the switch topology is shown in Figure 3.10. This top view highlights the narrow dark waveguides, the lighter shaded gold electrodes and the dark background of exposed InP.

### 3.2.3.2 Characterisation

The switch is assessed using the same setup in Figure 3.5 where a multi-probe to the ceramic tile in combination with a reconfigurable electronic multiplexer are implemented. Forward series resistance values between $4-6 \Omega$ are measured depending on the addressed waveguides with one electrical fail at pad 5. Electrical isolation is measured to be in excess of $100 \mathrm{k} \Omega$ for all electrode combinations. Initial characterisation is performed without electrical bias as the quantum dot epitaxy enables such characterisation and this is expected to provide clearer insight into on-chip component performance. The circuit is mounted on a temperature controlled stage at $17^{\circ} \mathrm{C}$. Lens ended fibres were used for the measurements.


Figure 3.11: Measured photocurrent generated at each pad or electrode when light is independently input on both sides of the circuit. The solid line shows the predicted values. There is no electrode powered or biased and the photocurrent at each electrode pad generated by the input light

Photocurrent measurements were performed for each circuit element with a continuous wave optical input of -13.7 dBm in-fibre. Relative uniform optical performance throughout the circuit was achieved as shown in Figure 3.11. This figure shows the photocurrent generated at each electrical connection with the remaining connections left open circuit. Both forward and reverse directions through the circuit are overlaid with separate axes to show responses to all eight optical inputs and outputs.

The data indicate a relatively uniform optical performance throughout the circuit. Predicted photocurrent values are also shown for the circuit with a solid line assuming the designed de/multiplexing gain ${ }^{5}$ (for the large electrodes with pad numbers 00, 07 and 13 in Figure 3.9) and 4 dB combiner losses.

A mean photocurrent reduction of 9 dB is observed from the input electrode pin to the output electrode pin. The mean fibre coupling loss between fibre and the chip is estimated from photocurrent measurements to be 8 dB per facet, including an estimated 1.5 dB loss through the cleaved facet. A predicted fibre to fibre loss of $31 \mathrm{~dB}(8 \mathrm{~dB} /$ facet +9 dB photocurrent reduction $+6 \mathrm{~dB}$ demultiplexing photocurrent gain) for the unbiased circuit. This may be compared with direct power measurements at the input and output fibres where best case fibre coupled measurements give a 36 dB off-state loss. Typical off-state loss values of around 40 dB were measured.

DC currents are applied to combinations of five electrodes to form the switch paths. The input, output and shuffle pins are each operated at 200 mA . The crossbar electrodes are selected according to the required state and are biased at 100 mA . When one crossbar element is switched from "on" to "off state, a switching extinction ratio of over 15 dB is typically observed. The chip gain in the was lower than expected as no lossless operation was achieved.

### 3.2.3.3 Gain analysis of QD SOAs

To study the reasons behind this low gain in the switching devices, an experimental gain analysis of QDSOAs devices was performed.

A possible way to improve the possible achievable gain in QD devices is to increase the density of QDs in the device by increasing the number of stacked QD layers [107]. For this reason, two QD-SOAs were assessed, one with 5 layers (QD5) ${ }^{6}$ and the other one with 9 QD-layers (QD9) ${ }^{7}$, both of them within

[^4]the same design of Q1.25 confinement layer. The SOAs have dimensions, for both cases, of 4 mm in length and $2 \mu \mathrm{~m}$ in width. The fabrication followed a 3step reactive ion etching (RIE) process for waveguide definition.

For the gain assessment, a tuneable laser with a calibrated in-fiber input power at each tested wavelength of -10 dBm is used. The polarisation state is optimised, at the input facet of the $10^{\circ} \mathrm{C}$ temperature controlled integrated device, for maximum gain. The current injection to the device is varied between 0 and $6.5 \mathrm{kA} / \mathrm{cm}^{2}$ for both operation conditions, continuous bias (DC) and pulsed current operation. For the pulsed current operation, a 5\% duty cycle signal with $10 \mu$ s period was used to bias the device. The bias current levels were selected by optimizing the peak level of the pulse in order to achieve the same gain levels as in the relatively low DC current density regime of $2 \mathrm{kA} / \mathrm{cm}^{2}$. This was done to avoid any misleading calibration due to impairments coming form the device heating. The gain calculations were done taking into account the fiber to chip coupling losses of $9 \mathrm{~dB} /$ facet, obtained from photocurrent measurements.


Figure 3.12: Gain Spectra for a QDSOA with 5 layers.
The gain characteristics for the 5-layer QDSOA is shown in Figure 3.12. In the left hand side plot, the chip (facet-facet) and modal gain obtained under DC

[^5]operation are shown. It can be seen that, as expected, the gain increases with the current injection. Reaching a saturation point around $6.5 \mathrm{kA} / \mathrm{cm}^{2}$. The maximum chip gain and modal gain at 1460 nm was 10 dB and $6 \mathrm{~cm}^{-1}$ respectively. Material gain saturation in quantum dot devices has been shown at a low gain in the literature [108] . This apparent saturation of the QD gain is temperature dependent and can be improved if the QD device works at lower temperature conditions. It is thought that at low temperature conditions, the rate at which carriers escape from the dots to the wetting layer is significantly reduced, and this effectively decouples the dots from both the wetting layer and each other. Concentrating the carriers in the dots and not in the wetting layer which does not provide gain.

In the right hand side of Figure 3.12, the chip and modal gain obtained under pulsed operation are plotted. It can be seen that, at the same wavelength and current density $\left(6.5 \mathrm{kA} / \mathrm{cm}^{2}\right)$ as in DC case; i.e. 1460 nm , a maximum chip gain and modal gain of 15 dB and $9 \mathrm{~cm}^{-1}$ is observed, respectively. The modal gain obtained in this operation regime is 3 dB higher with respect to the DC operation regime. This was the first indication that the QDSOAs were getting hot as a higher gain is achieved under pulsed operation.

For both operation current regimes, periodical features are observed at low current levels with a periodicity of $\sim 15 \mathrm{~nm}$. The cause of these features was not further investigated because it was out of the scope of this thesis. However, the $\sim 15 \mathrm{~nm}$ periodicity could indicate that a cavity of $\sim 23 \mu \mathrm{~m}$ was created somewhere in the measurement setup or along the QDSOA due to imperfect facets or a damaged waveguide. On the other hand one could speculate that the periodical features are a manifestation of the contribution to the gain from ensemble of quantum dots with similar sizes i.e. homogeneous gain broadening [109]. The full-width half maximum (FWHM) of each of these features is $\sim 5 \mathrm{meV}$ or $\sim 10 \mathrm{~nm}$ and $\sim 9 \mathrm{meV}$ or $\sim 16 \mathrm{~nm}$ for the QD5 and QD9, respectively. These values compare well with the 10 meV obtained at room temperature in [110]. This fact doesn't make valid this speculation as more rigorous studies have to be done in order to get into a conclusion. In the literature a similar behaviour has been theoretically observed on multi-quantum well media for various current densities and it is called optical absorption resonance [111]


CW case


Pulsed operation $10 \mu$ s and $5 \%$ Duty cycle

Figure 3.13: Gain Spectra for a QDSOA with 9 layers.
The gain characteristics for the 9-layer QDSOA are shown in Figure 3.13. The gain measurement under DC operation (left hand side plot) was disappointing. It was expected a higher gain but instead negative gain values were obtained. The gain evolution increases with the bias current, reaching saturation around $6 \mathrm{kA} / \mathrm{cm}^{2}$. A higher bias density of $9 \mathrm{kA} / \mathrm{cm}^{2}$ showed that the QDSOA gain was already saturated. The maximum chip gain and modal gain were -19 dB and $-13 \mathrm{~cm}^{-1}$, at 1500 nm .

The gain evolution under pulsed mode is completely different from that of the DC case as shown in the right hand side plot in Figure 3.13. Maximum chip and modal gain of 23 dB and $13 \mathrm{~cm}^{-1}$, respectively was observed for a wavelength of 1460 nm and $9 \mathrm{kA} / \mathrm{cm}^{2}$ current density. The gain difference between the pulsed and CW operation in the QD9 confirms that considerably heating is compromising the achievable gain in our QD devices.

To continue with the quantum dot gain characterisation. Optical gain saturation properties have also been studied. The $10^{\circ} \mathrm{C}$ temperature controlled QDSOA chosen for this test was the one with 5 layers. This is because its behaviour is much better under DC current biasing. The device operation current was 400 mA . A high power Raman laser operating at 1445 nm was used as the input optical signal. The polarization is optimized with a polarization controller to achieve the highest gain.


Figure 3.14: Gain saturation. Input Power vs Gain
The dependence of the gain on device input power is proven to be negligible up to -5 dBm with a input saturation power of +5 dBm as shown in Figure 3.14. It is important to mention that the 400 mA or $5 \mathrm{kA} / \mathrm{cm}^{2} \mathrm{DC}$ bias current or current density, used for the gain saturation characterisation, is almost two times higher that the operation current used for the switching devices. For this reason I don't expect any significant signal impairments coming from saturation effects in the SOA gates as the gain keeps almost constant over a wide input power dynamic range of more than 40 dB in these quantum dots.

In the next section an experimental demonstration of data routing and crosstalk assessment for the $4 \times 4$ multistage QDSOA switch is presented.

### 3.2.3.4 Data Routing



Figure 3.15: Bit error rate measurements for representative paths.
To assess the integrity of routed data, bit error rate measurements were performed at a data rate of $10 \mathrm{Gbit} / \mathrm{s}$ with a pattern length of $2^{31}-1$. The same experimental arrangement shown is Figure 3.6 is implemented for the data routing characterisation of the 4 x 4 QDSOA switch. Fibre-coupled input powers, to the switch matrix, of +10 dBm are used at a wavelength of 1550 nm .

The device operating conditions are the same as for the static performance assessment, 100 mA per SOA gate and 200 mA for the shuffle network. Because the switch matrix is polarisation sensitive the injected state is optimised for minimum path loss. The output signal from the QD switch matrix is passed through a 0.7 nm optical band-pass filter. This signal is pre-amplified by an Erbium fibre amplifier and input to a $10 \mathrm{Gbit} / \mathrm{s}$ receiver and error detector.

Power penalty performance is assessed from the bit error rate curves shown in Figure 3.15 for representative paths. The number of waveguide crossings and multimode interference (MMI) couplers and splitters are path dependent as reflected in the inset caption. Measured data show no indication of an error floor or distortion within the switch matrix itself. Power penalty varies only slightly with values between 0.4 to 0.6 dB for the range of paths indicating a weak power penalty dependence on selected path.

### 3.2.3.5 Crosstalk Analysis

Larger scale mesh interconnection of multiple SOA-based circuit elements places a particular constraint on the crosstalk performance [104], [105]. In this subsection, an experimental study on the incoherent crosstalk robustness of the $4 \times 4$ switching network is presented.

For this purpose, time de-correlated data is used for the two input channels on closely spaced wavelengths of 1549.3 nm and 1549.6 nm . Both wavelength channels pass efficiently through the same receiver filter and therefore represent the in-band interference which may be present in such multipoint-tomultipoint circuits. The role of the interferer channel is explored by deliberately co-biasing the appropriate second path, resulting in two contending channels at the measured output. The intended path gate electrode is biased at 100 mA while the interferer channel path current is varied between 0 mA and 100 mA . The crosstalk is measured directly at the switch output as the ratio of peak powers. A minimum crosstalk value of 22 dB is achieved.


Figure 3.16:Bit error rate performance in an incoherent crosstalk study.

The crosstalk dependent power penalty is assessed through bit error rate measurements shown in Figure 3.16. The inset indicated the amount of incoherent crosstalk as the unwanted path biasing increases. Figure 3.17 depict the power penalty evolution as the Incoherent crosstalk increases. A picture of the assessed device is presented to indicate the inputs and output assessed.


Figure 3.17: Incoherent Crostalk penalty.

A 0.6 dB crosstalk power penalty when the unwanted path current is set to zero is indicated in Figure 3.17. Increasing the unwanted signal to -10 dB incurs over 1 dB penalty. The modest gate length of only 0.8 mm allows for even further reductions in crosstalk if larger crossbar gate elements are used in next generation switches.

### 3.3 Discussion

As the number of integrated stages increases, a very modest degradation in penalty occurs, varying from $0.2 \pm 0.05 \mathrm{~dB}$ to $0.5 \pm 0.1 \mathrm{~dB}$ for the single stage and the multistage, respectively. This is attributable to the modest level of amplified spontaneous emission and the high optical saturation threshold (low distortion) ( $\sim 5 \mathrm{dBm}$ in-chip) which was observed during the static characterisation of the devices.

Although the assessed devices achieved an excellent performance, it is important to mention some key aspects in which there is room to improve. The extinction ratio of 22 dB per switching gate in the $4 \times 4$ multistage device proved to be sufficient to obtain negligible same-wavelength path-dependent crosstalk. This extinction ratio is highly dependant in the polarization state of light due to the high polarization sensitivity of the used QD gain material [107]. An extinction ratio as high of 35 dB was achieved for a single SOA 4 mm long in which no bends or multi-contact elements were present to change the state of
polarization inside the chip.
As mentioned, the devices displayed properties previously reported for the quantum dot gain medium such as high optical saturation threshold. But they where not able to compensate completely their losses in order to achieve net fibre-to-fibre gain. A way to improve the possible achievable gain is to increase the density of QDs in the device by increasing the number of QD layers. With this in mind a gain study for two QD-SOAs was assessed, one with 5 (QD5) and the other one with 9 QD-layers (QD9), both of them with a Q1.25 confinement layer. The experimental study proved that the low gain in the circuits is, in part, due to a wavelength operation misalignment and a thermal rollover caused by a non-proper heat dissipation by the patterned ceramic tiles where the devices are fixed. Thus, the low gain operation value may be attributable to several causes which may be improved by using the right epitaxy (right wavelength), number of QD layers and proper heat dissipation techniques.

The low gain, due to heating, in the QD devices imposed a limitation in the sophistication of the experiments. For this reason I chose to move to a high gain MQW system in order to continue with the scaling to higher connectivity switches.

In this work, the author acknowledges the contribution of Dr. Kevin Williams, Dr S. Anantathanasarn, Mr T. de Vries and Mr E. Smalbrugge. Dr. Anantathanasarn from the physics (PSN) group in TU/e university developed and grew the QDs emitting at 1550 nm . Dr Kevin Williams from the electrooptical communications (ECO) group was involved in the development and implementation of the switches. Mr. T. de Vries and Mr E. Smalbrugge from the Optoelectronic Devices (OED) group provided technical support. Their contributions and stimulating discussion are very much appreciated.

### 3.4 Summary

A highly promising approach to enabling dynamic routing in highly scalable optoelectronic circuits has been presented. Very low power penalties of order 0.2 dB /stage has been observed in monolithic quantum dot circuits showing considerable promise for more complex monolithic interconnection networks. The impact of monolithic cascaded quantum dot semiconductor optical amplifier switch elements has been studied for the first time. The proposed architectures lead to a marked reduction in electrical connections and control complexity compared to previously published SOA based switch arrays. The scaling of such circuits to higher numbers of connections is predicated on the
levels of signal degradation at each stage, and the possibility to provide the required interconnection between stages with low crosstalk and good power efficiency. Even though excellent results were obtained with the QDSOA based switches, still their full potential was not achieved due to the heating problems and their extremely high polarisation sensitivity. If these issues are improved the QD-based devices are extremely appealing because of their low noise figure (NF) which impacts directly the energy consumption of large scale high capacity switches as it will be discuss in following chapters.

In the next chapter the proposed solutions to improve the transmission properties in multistage circuits are implemented. First I turned to a high gain Multi-Quantum Well (MQW) system. Second, through the use of active passive integration any light polarisation issues and bandwidth limitations are minimised. With this changes I designed a MQW SOA-based active-passive monolithic integrated multistage switch which operates at ultrahigh speed line rates per optical path.

## Chapter

## 4 Ultrahigh Capacity Monolithic Multistage Switch

This chapter is based on the publications [112-117] made about this topic during this $\mathrm{Ph} . \mathrm{D}$ project. In this chapter the highest line-rate serial transmission ( $320 \mathrm{Gbit} / \mathrm{s}$ ) is reported for a multistage photonic integrated switching network. This represents a step change in the operating speeds for multi-stage integrated photonics in general, and optoelectronic switching networks in particular.

### 4.1 Introduction

Optoelectronic switching circuits are able to route massively broadband optical signals with bandwidth independent energy consumption and nanosecond timescale re-configurability [56], [67]. Such circuits may play an increasingly important role in service provisioning in optical data networks and high speed optoelectronic signal processing. Many of the envisaged applications for these circuits require massive bandwidth and high levels of circuit connectivity. Increasingly high line rates have been demonstrated using wavelength multiplexing in networks of discrete photonics switches [26], [118], [119]. While dense wavelength division multiplexing readily exploits the multi-Terahertz bandwidths of photonics, it can also lead to stringent management overheads and increased transceiver complexity. Robust wavelength registration throughout the optical network becomes mandatory and thus unattractive in cost- and energy-sensitive short reach data networking. Serially multiplexed, wavelength-insensitive data formats, as Optical Time Division Multiplexing, on non-critical wavelength grids may offer reduced inventory and management simplification.

Photonic integrated circuits offer a route-map to larger connectivity and sub-systems miniaturisation. A broad range of semiconductor optical amplifier switching circuits have been proposed [17], [67], [120-125] and increasingly sophisticated circuits are being demonstrated. Eight input, eight output
switching sub-systems have been configured from combinations of integrated 1 x 8 switches [60]. Sixteen input and sixteen output ( $16 \times 16$ ) switching fabrics have been implemented in a three stage Clos-Tree hybrid network [90] to allow 10 Gbps data routing through monolithic circuits. Higher line rate studies have been performed by exploiting non-linear processes to realize all-optical logic, sophisticated de-multiplexing functions and wavelength conversion [126-128]. Nonlinear operation typically requires auxiliary optoelectronic circuitry which is less well-suited to larger scale integration.

There has been little research into the scalability of monolithic multistage switching circuits operating at very high line rate. In this chapter, I study the performance of a monolithically integrated multistage interconnection circuit operating at serial line-rates of 160 and 320 Gbps .

The circuit is realised using up to four cascades of crossbar semiconductor optical amplifier switches. The chosen architecture continues with the idea of reaching higher port count circuits by using multistage circuits with smaller building block as discussed in the previous chapter. The study of data integrity routed through four crossbar-stages gives us a perspective of the feasibility of larger switch matrices such a $16 \times 16$ switching matrix. In this chapter, Section II introduces the switch fabric architecture, describing the crossbar switch element used in the circuit. The fabrication approach is outlined in Section III. The physical layer characterisation for the designed and realised circuit is presented in Section IV. High speed data routing and fast reconfigurable circuit operation is described in Section V. A discussion on the findings of this work is presented in Section VI. A summary is presented in Section VII .

### 4.2 Architecture



Figure 4.1: N-stage architecture considered in this chapter.

The four-input, four-output multistage optoelectronic switching circuit is implemented using six interconnected two input two output ( $2 \times 2$ ) crossbar elements. This is representative of a broad class of multistage interconnection network architectures based on the concatenation of crossbar elements. Examples of such networks include Spinet, omega, Banyan, butterfly and baseline [58], [129-134]. In this work I integrate the example of the N -stage planar architecture from Spanke and Benes [129], as shown in Figure 4.1, and study physical layer performance for the cascaded SOA crossbar switch elements. In Figure 4.1 The dark grey four input, four output ( $4 \times 4$ ) layout is superimposed on the larger light grey network to show architecture scalability.

### 4.2.1 Monolithic multistage photonic switching circuit



Figure 4.2: Schematic waveguide layout of implemented $4 \times 4$ circuit
The implemented paths within the photonic circuit have varying numbers of stages, allowing insight into the role of the number of successive switch elements on signal degradation. The dark grey four input, four output (4 x 4) layout is superimposed on the larger light grey network to highlight the intrinsic scalability of the architecture. For a photonic implementation, the boxes represent optoelectronic crossbar switch elements and the connecting lines in between represent waveguides. Routing of signals through the circuit is defined by the electronic states at each crossbar switch. There are sufficient numbers of crossbar stages in the architecture to enable rearrangeably non-blocking operation. Figure 4.1 shows a minimised number of crossings, and while this is desirable, it is not a fundamental constraint. In the implementation described within this paper, crossings have been required.

The circuit is realized in a multi-project wafer with pre-positioned active switching elements in one row and therefore some additional waveguide bends and crossings have been inserted. The functional circuit layout in Figure 4.1 is folded to give the layout used for the photonic integrated circuit in Figure 4.2. During this manipulation, two connections were inadvertently exchanged. As highlighted in Section 4.2.3, twenty valid paths are nonetheless established through the circuit, including the longest and shortest paths. Four inputs and four outputs are defined on the front facing side at the bottom of Figure 4.2. Using just one facet for the fiber access is expected to simplify fiber array-pigtailing. The inputs are labelled $I 0$ through to $I 3$ and the outputs are labelled $O 0$ through to $O 3$. The inputs and outputs connect directly to the row of crossbar elements. Each crossbar switch element includes two electrodes for the cross and bar states respectively and these are labelled $a$ through to $l$. The cross-bar switch elements are interconnected by means of deep etch curved waveguides with minimum bend radii of 0.1 mm . Waveguide crossings are implemented orthogonally in shallow etched straight waveguides for minimum crosstalk and loss.

### 4.2.2 Crossbar switch element



Figure 4.3: Crossbar Switch functionality
The crossbar switch elements are designed with an innovative waveguide and electrode design for miniaturisation and control plane simplifications. The design, first outlined for quantum dot waveguide switches [98] in chapter 3, is now implemented for an active-passive re-grown epitaxy. The active-passive regrown epitaxy is used to further reduce noise and distortion in the circuit.

Only two active islands are required in this new active-passive arrangement as two SOA gates are implemented in each active island. The mode of operation is shown in Figure 4.3 using annotated drawings of the waveguide and electrode mask layers. The optical waveguide arrangement uses a broadcast and select switch. In Figure 4.3, blue lines denote waveguides. When surrounded by a greyed area, the waveguides are deep etched to allow tight bend radii. The orange areas denote the p-electrodes for the active elements. Each input on the left of Figure 4.3 (top) is split into two replica signals. One signal is routed to a lower cross-state gate electrode, while the second replica is routed to the upper bar-state gate electrode. The waveguides are twisted such that the two cross state gates and the two bar state gates are collocated. This enables the use of a common electrode and only two active islands to allow size reductions. The coupled electrode arrangement facilitates the crossbar electronic interface. At any given time, either the cross state is high, or the bar state is high for the tested crossbar switch elements. Only one bit of electrical information is therefore required for the electronic driver for each crossbar, simplifying control logic. The bar and cross states for the switch are shown explicitly in Figure 4.3 (bottom) by removing the off-state waveguides

### 4.2.3 Optical Paths

The optical paths comprise a high number of passive elements as well as the active semiconductor optical amplifier gates within the crossbar elements themselves. Mode filters are implemented using $1 \times 1$ multimode interference (MMI) waveguides at the inputs and outputs to promote single mode propagation through the circuit. The splitting operation is performed using symmetric $1 \times 2$ multimode interference couplers and combiners. Waveguide crossings are shown in detail in the top of left and right insets for Figure 4.3. These are implemented within shallow etched waveguides to allow lowdivergence optical guided modes at the intersections to reduce path dependent crosstalk. The waveguides intersect orthogonally for this same purpose. Mode transformers comprising adiabatic tapers are implemented at each transition from a deep to a shallow waveguide.

The numbers of these elements appearing in each path is quantified in Table 4.1. The first column defines the viable optical paths, and the second column highlights the on-state electrode combinations which facilitate these paths. Component numbers are then listed for each path. Between two and four SOAs are used in each path. The multistage network enables more than one path through the circuit for certain combinations of inputs and outputs. This reduces blocking probabilities when routing arbitrary combinations of inputs to
outputs. A subset of inputs can be connected to the same outputs using more than one path. Table 4.1 highlights all the possibilities, separating multiple paths by commas.

Table 4.1: COMPONENTS IN VIABLE OPTICAL PATHS

| Optical path | On state electrodes | MMIs | Mode transformer | SOAs |
| :---: | :---: | :---: | :---: | :---: |
| IO $\rightarrow$ O0 | ac | 6 | 6 | 2 |
| I1 $\rightarrow$ OO | bc | 6 | 10 | 2 |
| I2 $\rightarrow$ O1 | bi | 6 | 12 | 2 |
| I3 $\rightarrow$ O1 | gi | 6 | 14 | 2 |
| IO $\rightarrow$ O2 | bcele, bfil | 10 | 24,26 | 4 |
| I1 $\rightarrow$ O2 | acele, afil | 10 | 26,28 | 4 |
| I2 $\rightarrow$ O2 | cfgk, egil | 10 | 20,18 | 4 |
| I3 $\rightarrow$ O2 | cfbk, ehil | 10 | 24,22 | 4 |
| IO $\rightarrow$ O3 | bcel, bfik | 10 | 28,28 | 4 |
| I1 $\rightarrow$ O3 | acel, afik, | 10 | 30,30 | 4 |
| I2 $\rightarrow$ O3 | cgll, egik, | 10 | 24,22 | 4 |
| I3 $\rightarrow$ O3 | cfhl, ehik | 10 | 28,26 | 4 |

### 4.3 Fabrication



Figure 4.4: Monolithic optoelectronic multistage interconnection network
The circuit is fabricated on a multi-project wafer [135]. The InGaAsP/InP layers used for the semiconductor optical amplifiers are implemented for a 1550 nm circuit gain peak. The active epitaxy includes four quantum wells (QW) within a separate confinement heterostructure. A photo-lithographically defined etch creates amplifier islands periodically across the wafer with a 0.25 mm pitch. Low loss passive heterostructures are re-grown across the remaining area. The circuits are processed with a two step reactive ion etch to define both shallow low-loss waveguides and deeply etched waveguides for selected optical components and functions. Planarization, gold evaporation and gold plating complete the processing. Circuits are subsequently cleaved to die. No facet coating has been applied to the circuit prior to this study and therefore the facet reflectivity is expected to be $34 \%$. The circuit area is $15 \mathrm{~mm}^{2}$. Figure 4.4 shows a microscope photograph of the completed circuit in the same orientation as used in Figure 4.2. The cleaved facet, including all the input and output waveguides is visible at the lower edge of the circuit. The features visible at the front facet are a reflection of the underlying surface. Some of the passive waveguides are discernable in the region between the metal electrodes and the front facet. The waveguide arrangements are explicitly shown in Figure 4.2 and Figure 4.3. The active SOA waveguide elements are positioned underneath the
twelve electrodes in the centre of the circuit. The circuit is bonded to an Aluminium Nitride carrier with a patterned gold surface for ease of wire bonding and subsequent electronic connection.

### 4.4 Device characterisation

Detailed measurements are performed at both the component level and circuit level to verify the mode of operation, connectivity and performance. Initially, component level assessment is performed using test structures fabricated simultaneously on the same wafer. The author acknowledges Dr. Martijn J. R. Heck for the test structures characterisation when he was within the opto-electronic devices group of this University.

Input to output circuit level assessment is performed. A cross-comparison between performance anticipated from test structure operation and measured circuit level performance is subsequently presented.

### 4.4.1 Component characterisation



Figure 4.5: Optical gain spectra from test structures. The current density ranges from $2 \mathrm{kAcm}^{-2}$ to $5 \mathrm{kAcm}^{-2}$, corresponding to a total current range of 44 mA to 110 mA .

The mask set used in fabrication includes a number of custom test structures to enable process performance monitoring and explicit component level evaluation. Fabry-Perot cavity measurements were performed for deep etched $1.5 \mu \mathrm{~m}$ wide waveguides and shallow etched $2 \mu \mathrm{~m}$ wide passive waveguides to estimate waveguide losses. Propagation losses for the mode transformers between shallow and deep waveguides were also characterised. Waveguides
with two up to sixteen deep to shallow waveguide mode transformers were fabricated and measured. A linear fitting gives a loss of 0.16 dB per mode transformer. Gain spectra are measured using a technique based on the variable stripe length method [136]. High loss spiral waveguides at the rear and 7 offnormal waveguides at the measured front facet minimise the reflections. Comparing two amplifiers with different lengths subsequently allows the estimation of modal gain per unit length of amplifier [136]. This data is in turn used to give the estimated gain for the $1000 \mu \mathrm{~m}$ long SOA gates used within the presented circuit Figure 4.5. Values are given in the right y-axis. The gain spectra indicate a 3 dB spectral bandwidth of 38.6 nm at $5 \mathrm{kAcm}^{-2}$.

Table 4.2: TEST STRUCTURES CHARACTERISTICS AT 1550nm

| Optical element | Gain | Units |  |
| :--- | :--- | :---: | :---: |
| $1 \times 1$ multimode interference mode filter |  | -0.5 | dB |
| $1 \times 2$ multimode interference splitter |  | -3.5 | dB |
| Mode transformer |  | -0.2 | dB |
| Shallow waveguide | -5.5 | $\mathrm{~dB} / \mathrm{cm}$ |  |
| Deep etched waveguide |  | -8.0 | $\mathrm{~dB} / \mathrm{cm}$ |
|  | 44 mA | -17.0 | dB |
| Semiconductor optical amplifier gain for | 66 mA | +3.7 | dB |
| total crossbar currents ${ }^{1}$ | 88 mA | +11.8 | dB |
|  | 110 mA | +16.7 | dB |

Data from all the test structure assessments are summarized in Table 4.2.These data are later used for the prediction of circuit level characteristics in Table 4.3.

### 4.4.2 Circuit characterisation

Electrical measurements are performed for each of the twelve electrodes. One short circuit between electrode $d$ and the $n$-type substrate is observed. A second short circuit between electrodes $b$ and $c$ results from an imperfect gold lift-off. The interconnection of these two electrodes limits the effective operating current and therefore available gain for paths requiring $b$ or $c$ to be in the on-state. Low leakage diode characteristics are measured for the remaining
electrodes, with turn-on ${ }^{8}$ voltages of $0.49-0.53 \mathrm{~V}$ at 1 mA , and series resistances within the range $4-6 \Omega$.

Table 4.3: STEADY-STATE CITCUIT PERFORMANCE AT 1550 nm

| Optical path | Passive losses ${ }^{1,2}$ | Circuit gain ${ }^{2}$ | Mean gain per stage ${ }^{3}$ | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IO} \rightarrow \mathrm{OO}$ | - 20.8 | -4.2 | + 8.3 | dB |
| $\mathrm{I} \rightarrow \mathrm{OO}$ | - 21.3 | - 10.7 | + 5.3 | dB |
| $\mathrm{I} 2 \rightarrow \mathrm{O} 1$ | - 21.6 | -1.5 | + 10.1 | dB |
| I3 $\rightarrow$ O1 | - 21.9 | - 2.5 | + 9.7 | dB |
| $\mathrm{IO} \rightarrow \mathrm{O} 2$ | - 42.6 | -3.9 | + 9.7 | dB |
| $\mathrm{I} 1 \rightarrow \mathrm{O} 2$ | - 42.9 | - 17.0 | +6.5 | dB |
| $\mathrm{I} 2 \rightarrow \mathrm{O} 2$ | - 41.7 | - 18.0 | + 5.9 | dB |
| $\mathrm{I} 3 \rightarrow \mathrm{O} 2$ | - 42.2 | - 20.4 | + 5.5 | dB |
| $\mathrm{IO} \rightarrow \mathrm{O} 3$ | - 43.4 | - 5.3 | + 9.5 | dB |
| $\mathrm{I1} \rightarrow \mathrm{O} 3$ | - 43.4 | - 17.0 | + 6.6 | dB |
| $\mathrm{I} 2 \rightarrow \mathrm{O} 3$ | - 42.2 | - 16.4 | + 6.5 | dB |
| $\mathrm{I} 3 \rightarrow \mathrm{O} 3$ | - 42.8 | - 17.0 | + 6.4 | dB |

${ }^{1}$ Passive losses estimated from test structure data
${ }^{2}$ Fiber chip coupling losses not included
${ }^{3}$ Passive losses subtracted from circuit gain, scaled for amplifier stages

To understand the operating characteristics for the full circuit, estimates are made for the total passive losses due to non-amplifying components in each path. These are given in Table 4.3.

Measured on-chip circuit gain is recorded experimentally for biased amplifiers within the integrated switch circuit. Performance is quoted for operating currents of 115 mA per crossbar, with the exception of the low loss paths to output O1. In this case electrodes $g$ and $b$ are biased at the lower value of 80 mA to avoid signal impairments resulting from noise accumulation and oscillations. Laser oscillation between the input and output facets is observed for currents of 122 mA at electrode $i$ and 95 mA at either electrode $g$ or $b$ for these low loss paths. This is because residual facet reflexions. Comparing the full range of paths, it is evident that there is variation in the path gain. Estimates

[^6]are made for the performance of the individual SOA gates. The difference between the passive losses and the circuit gain is divided by the number of amplifiers (Table 4.1) in each path to give an estimate of operating gain for the amplifiers in each stage. Values in Table 4.3 are observed to vary between 5.3 dB and 10.1 dB , lower than might otherwise have been expected from the test data in Table 4.2. This is considered further in next chapter. Nonetheless the mean gain per stage values do indicate a good degree of uniformity for the components used in the paths.


Figure 4.6: Optical signal to noise ratio for path I3 to I1. Crosstalk suppression at OFF-state.

Optical signal to noise ratio has been studied for the range of connections, and values correlate closely with optical losses. The worst case value of $23.0 \mathrm{~dB} / 0.06 \mathrm{~nm}$ is measured for $\mathrm{I1} \rightarrow \mathrm{O} 2$ where the circuit gain is somewhat lower than anticipated. The best case measurements are shown in Figure 4.6 for path $I 3 \rightarrow$ O1, showing an optical signal to noise ratio of $39.5 \mathrm{~dB} / 0.06 \mathrm{~nm}$. Optical signal to noise ratios exceeding $37 \mathrm{~dB} / 0.06 \mathrm{~nm}$ are measured for five of the paths, including a number of the four stage paths. Spectral features originate from the tuneable laser used in the measurement. Extinction ratio performance is additionally shown in Figure 4.6 where the performance is compared for an on-state for path operating current of 120 mA per crossbar and the off-state operating current of 0 mA . These settings gave an extinction ratio of 41.2 dB . Such a high value is promising for simultaneous operation with all paths routing data.

### 4.5 Ultrahigh line-rate data routing

Data routing performance is evaluated with several serial-line-rate optical inputs ( 40,160 and $320 \mathrm{Gbit} / \mathrm{s}$ ). The experimental arrangement is firstly presented. Some details specific to OTDD/OTDM testbed development are included in Appendix A. The path dependent operation is then discussed, where the role of the number of crossbar stages on signal degradation is identified. Then the dynamically reconfigured electronic control is quantified for $160 \mathrm{Gbit} / \mathrm{s}$ prior to the measurement of its optical dynamic range.

### 4.5.1 Experimental Arrangement



Figure 4.7: Experimental arrangement.
The chip-sub-mount assembly is fixed by vacuum clamp to a temperature stabilized positioning system. The circuit is operated at a fixed temperature of $22^{\circ} \mathrm{C}$. Up to three lens ended fibers on individual manipulator stages are used at the same facet. Fiber to chip coupling loss is estimated to be $\sim 6.5 \mathrm{~dB}$ from photocurrent measurements. Loss values are estimated by accounting for predicted on-chip losses between the facet and SOAs using data in Table 4.2. Operating currents have been varied up to 120 mA per switch gate pair, at which point facet reflections lead to oscillations on a number of low loss paths. There is no evidence of reflections within the circuit.

The OTDM data source and receiver is presented in Figure 4.7. A modelocked fiber laser is used as a 40 GHz optical impulse source. On-off keyed

40 Gbps data is generated with a Mach-Zehnder modulator. A pulse interleaver replicates copies of the optical data to generate the time division multiplexed 160 and 320 Gbps serial data with a pseudo-random $2^{7}-1$ bit sequence [113]. The optical time division multiplexed data is amplified and filtered with a 5 nm bandwidth filter. The polarization state is aligned for maximum gain and extinction ratio through the circuit. The return path to the error test equipment includes a filtered Erbium pre-amplifier and an optical demultiplexer. Fiber dispersion in the experimental assessment is not explicitly studied. It is however minimised through the use of dispersion compensating fiber in both back to back and circuit level bit error rate measurements. The high-speed data experimental setup and the switch experimental setup are in different laboratories separated by two 50 m lengths of standard dispersion single mode fiber and 8 m of dispersion compensated fiber. It is important to mention that the author was involved in the development of the demultiplexers at 160 and 320 Gbps , in a collaborative work with the group of high speed optical signal processing within the electro-optical communications group [116]

### 4.5.2 Path dependant routing for 40,160 and 320 Gbps OTDM Signals

Paths with two and four crossbar stages are compared for steady-state electronic bias conditions. Fibers are aligned for input $I 0$ and outputs $O 0$ and O2 for the 40 and 160Gbit/s transmission and for the 320Gbit/s transmission the fibers aligned are for input $I 2$ and outputs 01 and 03 . The change in optical paths for the $320 \mathrm{Gbit} / \mathrm{s}$ experiment was due to a reduce complexity assessing the electrode pins used to fix the paths.

Figure 4.8 shows the input and output time traces from the circuit as captured on an Agilent 86119A ultra-wideband optical sampling unit in combination with a high speed sampling oscilloscope. Clear eye opening is observed at the input and for both outputs for each data rate.


The optical spectra for the switch input and outputs are also recorded as shown in Figure 4.8(iv-vi). Spectral features in the 40Gbit/s experiment come from a misaligned filtering at the output of the pre-amplifier connected to the receiver. The spectral features for 160 and $320 \mathrm{Gbit} / \mathrm{s}$ show small fluctuations in the half-frequency harmonic power which has been previously observed and attributed to temperature-induced phase instability in the optical interleaver [137]. The similarity between the optical spectra indicates minimal levels of nonlinear interaction, for both two and four stages of monolithically concatenated stages of optical amplifier switch stages. An optical attenuator with path-matched loss is used in place of the circuit when performing back to back measurements to ensure comparable noise performance in the receiver amplifier.

The data integrity is verified through bit error rate measurements for each of the three data rates. For the multiplexed OTDM signals (160 and 320Gbit/s) this is done by individually selecting and characterising lower line-rate time multiplexed tributaries at the receiver, 40 and $10 \mathrm{Gbit} / \mathrm{s}$ for 160 and $320 \mathrm{Gbit} / \mathrm{s}$, respectively. These are selected either by gating an electro-absorption modulator at 40 GHz or by optically mixing the data signal with a 10 GHz phase-locked pulse train in a periodically poled Lithium Niobate crystal [116].

Figure 4.9 plots the error rates as a function of received optical power for each data rate. Error rates below $10^{-9}$ are readily achieved on the tested paths. Measurements performed without the switch in the test path are labelled as the input measurements. These serve as a reference for power penalty measurements.

Data points, for all cases, of the switch circuit output measurements in Figure 4.9 also show a discernable deviation from the anticipated logarithmic sensitivity response of the receiver. The deviation from the back to back response increases with the number of stages. This degradation may be attributable to a build up of amplified spontaneous emission and signal distortion. All traces indicate error rates to below $10^{-9}$ with evidence of error floors only at the very high serial line rate of $320 \mathrm{Gbit} / \mathrm{s}$.


Figure 4.9: Data integrity assessed through bit error rate measurements.

For the $40 \mathrm{Gbit} / \mathrm{s}$ data routing experiments, the electrode current settings are 120 mA for each electrode $a$ and $c$. Negligible power penalty is observed for two switch stages with near-complete overlap between the input signal and two stages path error rate dependence on receiver power. A small deviation in slope is evident for the four stage analysis leading to a power penalty of order 1 dB .

For the 160 and $320 \mathrm{Gbit} / \mathrm{s}$ OTDM data routing experiments, all tributary channels are assessed independently to study the routed data integrity through error rate performance and power penalty. In the $160 \mathrm{Gbit} / \mathrm{s}$ assessment, the power penalty for the two stages of SOA crossbar switch elements is measured to be of the order of 0.6 dB for switch operating currents for electrodes $a$ and $c$ of 115 mA and an in-fibre input power of +7 dBm . This power penalty increases to 1.2 dB for the four stage path operating at bias currents are 95,100 , $115,120 \mathrm{~mA}$ for the four electrode combination, bcek.

For the $320 \mathrm{Gbit} / \mathrm{s}$ data routing, the two stage path requires the on-state operation for the bar electrodes $h$ and $i$. These are both biased at 85 mA . The four stage routing is enabled by biasing electrodes $k, i, e$ and $g$ with currents $75 \mathrm{~mA}, 82 \mathrm{~mA}, 93 \mathrm{~mA}$ and 100 mA respectively. The power penalty at the error rate of $10^{-9}$ is observed to increase from 0.8 dB for two stages up to 2.2 dB for four stages.

Bit error rate at -16 dBm received power


Figure 4.10: Error rate performance for all channels. For 2-stages (filled symbols) and 4 -stages (open symbols).

To ensure clarity, and verify successful $320 \mathrm{Gbit} / \mathrm{s}$ data transmission for the remaining channels, BER is presented for all the channels. At -16 dBm received power, all channels operate with error rates below $10^{-7}$ as shown in Figure 4.10.

### 4.5.3 160Gbps line-rate data routing in a periodic dynamic environments

The photonic integrated switch circuit is dynamically reconfigured using a bespoke Avtech complementary-output pulse generator with sub-nanosecond transition times. Optical transition times of 1.2 ns ( $20 \%-80 \%$ ) are observed for a current step from 0 mA to 115 mA under steady state optical input. The pulse generator is clocked from the 10Gbit/s pulse pattern generator as shown in the testbed schematic in Figure 4.7. The periodic electronic control signals have a high-level On-state duration of 409.6 ns followed by the same duration off-state signal. Restrictions imposed by the available gated bit error rate test equipment required that the optical data was demultiplexed by a factor of $16: 1$ to a line-rate of 10 Gbps by using two cascaded Electro-Absorption Modulators.

The pulse pattern sequence is programmed and generated at the $40 \mathrm{Gbit} / \mathrm{s}$ transmitter, and the $10 \mathrm{Gbit} / \mathrm{s}$ error detector is synchronised and directly programmed to enable bit level comparisons and thus bit error rate measurements for the tributary channels. The in-fiber optical input power is set at +7 dBm and injected to both inputs $I 2$ and $I 3$. The output is monitored at O1. The centre wavelength was set at 1557 nm .


Figure 4.11: a) Time traces (span 73ns) showing dynamic packet routing. b) Eye diagrams for representative demultiplexed 10Git/s tributary channel.

Figure 4.11 shows both the time traces for the dynamically reconfigured switch and the eye diagrams evaluated for the time demultiplexed 10 Gbps tributary representative channel. The input, output and dynamically routed signals are each presented for channel 1 showing good eye opening and limited crosstalk.

Bit error rate measurements are performed for both the static conditions, whereby the crossbar switch elements are operating with an invariant current and also for the dynamic condition, whereby the pulse generator periodically reconfigures the switch.


Figure 4.12: a) Bit error rate comparison of static control and dynamic routing, b) Error rate at receiver sensitivity for each of the sixteen 10Gbit/s demultiplexed tributaries.

Bit error rate data for static electronic control are presented using squares in Figure 4.12 a to reveal a power penalty of 0.8 dB for the first tributary channel. Dynamic measurements for the switched signal are shown with triangles, indicating power penalties between 2.0 dB and 2.2 dB . The input back to back signal is also shown to indicate the baseline for the power penalty measurements. Error measurement for the dynamically switched configuration is performed for both paths with a window of 384 ns within the period of 819.2 ns. Performance is measured for each of the time demultiplexed tributaries. For clarity and rigour, data for the remaining fifteen tributaries are presented in terms of error rates at a fixed receiver power. Sensitivity values at the bit error rate of $10^{-9}$ are recorded at the receiver power level of -19.5 dBm in Figure 4.12 b and are observed to vary between $10^{-8}$ and $10^{-10}$ across all the channels.


Figure 4.13: : Input Power Dynamic range for path (I3->O1) operating at 160Gbit/s line rate. Receiver input power of -19 dBm .

The dynamic range for the circuit is studied in terms of bit error rate degradation for static operation. Here the input power into the switch, and signal degradation is monitored in terms of the degradation in bit error rate for a range of circuit input powers. Only a modest sensitivity of error rate to input power is observed over a power range from -4 dBm to +3 dBm as shown in Figure 4.13.

### 4.6 Discussion

The design, implementation and the demonstration of the first four stage monolithic photonic switching circuit is presented. The low-penalty transmission at record serial 160 and $320 \mathrm{Gbit} / \mathrm{s}$ line rate represents an important advance towards high-speed photonic signal processing. This is an important finding as further performance enhancement may be anticipated with an optimised power map within the circuit. Increasing the splitting losses between each stage might allow the amplifiers to operate in a lower noise figure regime and enable a rapid increase in connectivity. This enables a more rapid scaling of connectivity with the number of stages, providing a promising route to tens of connections.

Dynamic characterisation of the circuit has been performed with bit error rate testing to verify fast re-configurability. The periodic nature of the measurement scheme does however lead to a fixed on-state time period, and in this work, a fixed $50 \%$ duty cycle for the crossbar states. The aperiodic mode
of operation which might be anticipated in networking environments is not therefore studied due to technical difficulties to realize it. While thermal crosstalk is not observed in this study, this may be expected to play an increasingly important role under such a mode of operation.

The circuit real estate in this circuit has been predominantly defined by the constraints in active-passive re-growth mask. The single column of active islands in this work is a restriction imposed only by the use of a predefined pattern for the active regions. Future design can therefore remove considerable numbers of bends and crossings through customised active island placement for improvements in signal to noise performance. The operating gain which can be accessed within the circuit has been modest due to $34 \%$ reflections at both the input and output facets. This leads the circuit to oscillate at relatively low currents and has constrained the amount of gain which can be used at each SOA. Anti-reflection coatings can be readily applied to reduce reflections and access the higher on-chip gain.

Benchmarking with alternative technologies may be most readily considered in terms of the energy consumption per switched bit. In the 160Gbit/s transmission case, for an operating current of 115 mA for each crossbar switch element, a series resistance of $6 \Omega$ and a diode voltage at 1550 nm wavelength of 0.8 V the power consumption per crossbar is estimated to be 0.2 W . This may be extrapolated to 1.2 W for a fully operational circuit. For an N -stage planar circuit with four inputs operating with 160 Gbps per path, and six crossbars, an energy efficiency of order $1.6 \mathrm{pJ} / \mathrm{bit}$ may be estimated. For the $320 \mathrm{Gbit} / \mathrm{s}$ transmission this value reduces to 0.93 picojoule per bit optoelectronic energy consumption. Which is almost two orders of magnitude smaller than the value predicted by R. Tucker of 80 pJ per bit in [19]. The selection of the proper epitaxy (enough gain) and the right operation power map (OSNR management) of the device produced the excellent results obtained in terms of capacity and number of cascaded SOAs.

Until now I have presented the performance of photonic integrated switching circuits which were fabricated using different material systems (QD and MQW) and different integration approaches (all-active and active-passive). A valid question would be how do these devices compare?. The answer to this question relies on the functionality that these devices do, i.e. switching and how well they realize it. From the experimental data the comparisons I can draw are the following. Both presented switching speeds in a nanosecond timescale. Switches need to have excellent extinction ratio to be able to scale to a large port count, i.e. larger switches, and, of course to minimize crosstalk related impairments. The MQW devices exceeded the QD devices performance almost
by a factor of 4 when both were routing data through 2 SOA -stages. It is important to mention that these results were obtained operating the QD devices not in the proper conditions as I have shown in a previous chapter. I think this extinction ratio limitation will not be a problem in future QD switches with improved epitaxy designs.

When scaling into large port count switches it is important to use multistage architectures. The possible drawback of SOA-based switching stages is the possible signal impairments due to noise accumulation and gain saturation. For this reason it would be helpful to have SOAs with low noise figure and high saturation input power. The QDs showed a large saturation input power $\sim 5 \mathrm{dBm}$ and when data integrity was assessed for the multi-stage device, the signal degradation due to noise was negligible, only 0.5 dB penalty, even when the device was fabricated in an all active integration approach. In the case of the MQW device the signal impairment due to noise was $\sim 0.8 \mathrm{~dB}$. This was obtained for the 4 -stage case and as for the gain saturation very little can be discuss as no experimental data indicates any impairment related to this.

The use of active passive integration reduces the overall power consumption of the switching devices as there is no need to bias the shuffle networks interconnecting the SOAs. Another important advantage is the removal of unnecessary spontaneous emission noise accumulation along the switches. This helps to avoid spectral narrowing which may limit the operational bandwidth. The energy consumption comparison between QDs and MQW shows a 40 percent higher current density per gate in the case of QDs with respect to the MQW gates. This is because of the low gain levels in QDs at low current levels. In conclusion both material systems had excellent performances. In order to make an objective comparison it is necessary to assess the devices under the same circumstances and technological maturity. But the obtained results show an exciting future for active-passive photonic integrated switches either with MQW or QDs. In the next section the reasons behind the low signal degradation in multistage SOA-based switches will be discuss all of this under an ultrafast line rate transmission framework.

### 4.7 Summary

The highest line-rate serial transmission (320Gbit/s) is reported for a multistage photonic integrated switching network. A route to energy efficient signal processing through increasingly sophisticated, high speed, photonic integrated circuits is identified. This represents a step change in the operating speeds for multi-stage integrated photonics in general, and optoelectronic switching networks in particular.

## Chapter

## 5 Capacity limits in Monolithic Multistage Switches

This chapter make use of three different models: VPIsystems, distortion model and a noise model to help in the understanding of the role that distortion and noise accumulation has in multistage circuits operating at high OTDM speeds.

### 5.1 Introduction

Most of the proposed approaches to create highly functional, low power and large scale photonic interconnection technologies implement semiconductor optical amplifier (SOA) as gates. These SOA-based photonic interconnects offer the potential for a broadband, fast reconfigurable and loss-less routing [56] with electrical energy consumption nearly independent to the line-rate or data format [6] thus breaking the electronics’ vicious link between rising linerate and increasing energy consumption.

To achieve higher capacity-bandwidth systems, recent SOA-based test-bed studies have focussed on the routing of tens of wavelength multiplexed 40 Gbps data signals over single and multiple stage networks of discrete switching elements [17], [57-61]. By using nonlinearities in discrete SOAs (e.g. cross gain and/or cross phase modulation) higher line rates, ultrafast routing and ultrahigh speed optical demultiplexing has been achieved [62-64]. Remarkable challenges still remain in terms of cost, connectivity, and footprint, but photonic integration of these interconnection technologies [65], [66] is now striving to deliver in many of these areas [67].

Integrated SOA-based interconnection sub-systems, 40Gbps transmission has been demonstrated for multi-wavelength transmitters [87], tuneable wavelength convertors [88], and two-input two-output switch matrices [89]. However, data integrity has mainly been studied for single stage circuits, and
multi-stage networks of switches are required for highly scalable network connectivity. A 3-stage monolithically integrated 16x16 Clos network routing 10 Gbps data [90] and a monolithically integrated SOA-based network, with up to 4 -stages, routing 320 Gbps line-rate data represent the most complex circuits reported to date [114]. In this chapter, simulation studies are presented to continue analyzing the dependence of data integrity as both, the line-rate and the number of SOA-stages, increases. Thus, providing insight into the scaling of line rate and connectivity for larger scale integrated switching circuits.

### 5.2 Multistage switch model and calibration



Figure 5.1: Schematic for ultrahigh bit-rate transmission simulation over SOA Switch Networks

The multistage switching network under study is based on six monolithically interconnected 2 x 2 crossbar switch elements. Four inputs connect to four outputs by means of electronically programmable SOA gates. While this is representative of a broad class of switches, the N -stage planar architecture has recently been considered in our experiments [112], [114]. The optical paths comprise a high number of passive elements as well as active semiconductor optical amplifier gates within the 2 x 2 crossbar elements themselves [98]. The
paths include long (4-SOA-stages) and short (2-SOA stages) paths through the circuit, and therefore allow a study into the scalability of massively broadband photonic integrated switching circuits. Figure 5.1 shows the high line-rate simulation arrangement for the multistage circuit with the short and the long paths indicated. To understand the scalability of massively broadband photonic integrated switching circuits, the evolution of distortion and noise through the interconnection network was described through the implementation of a photonic transmission-line MQWs SOA numerical model (TLM) using the VPItransmissionMaker software.


Figure 5.2: Static theoretical validation for the SOA switching element. Simulation and experiment.

Experimental data for individual components are used to configure the simulations. Passive components such as multimode interference (MMI) waveguides are implemented as a discrete loss ( $3.5 \mathrm{~dB} / \mathrm{MMI}$ ) to replicate the inter-stage switch loss. Active elements such as the SOAs are described in terms of the current resolved gain spectrum which were calibrated using the experimental results [114]. The simulated wavelength dependent modal gain was assumed to be parabolic, as shown in Figure 5.2 with the model parameters detailed in Table 5.1. Figure 5.2 shows the modal gain spectra for different bias current levels for the experimental and theoretical characterisation of a 1 mm long SOA. SOAs' model parameters as: internal loss, current injection efficiency, carrier dynamics and the logarithmic gain coefficient were obtained through detail analysis of the data obtained through the experimental characterisation of a set of fabricated lasers with different cavity length. The laser characterisation was made by Dr. Martijn Heck from the OED group.

Table 5.1: SOA TLM Model

| Parameter | Value | Unit |
| :---: | :---: | :---: |
| Device Structure |  |  |
| Active region type | MQW |  |
| Device section length | $1000 \mathrm{e}-6$ | m |
| Active region width | 2e-6 | m |
| Active region thickness MQW | 30e-9 | m |
| Active region thickness SCH | $210 \mathrm{e}-9$ | m |
| Current injection efficiency | 0.6 |  |
| Optical Parameters |  |  |
| Nominal wavelength | $1.5525 \mathrm{e}-6$ | m |
| Group Effective Index | 3.7 |  |
| Internal loss | 10 e 2 | 1/m |
| Confinement Factor MQW | 0.07 |  |
| Confinement Factor SCH | 0.56 |  |
| Facet Reflectivity | 1e-6 |  |
| Carrier Dynamics |  |  |
| Linear Recombination | 1 e 9 | 1/s |
| Bimolecular Recombination | 1.6e-16 | m ^3/s |
| Auger Recombination | 8.5e-41 | $\mathrm{m}^{\wedge} 6 / \mathrm{s}$ |
| Carrier capture time constant | $70 \mathrm{e}-12$ | s |
| Carrier escape time constant | 140e-12 | s |
| Initial carrier density | 1 e 23 | $1 / \mathrm{m} \wedge 3$ |
| Gain Parameters |  |  |
| Gain Model | Logarithmic |  |
| Gain coefficient logarithmic | 880e2 | 1/m |
| Carrier Density Transparency | 9 e 23 | $1 / \mathrm{m}^{\wedge} 3$ |
| Gain shape model | Parabolic |  |
| Gain bandwidth | 22 e 23 | Hz |
| Spontaneous Emission |  |  |
| Noise Model | Inversion Parameter |  |
| Inversion Parameter | 1.5 |  |
| Noise Bandwidth | 22 e 23 | Hz |

### 5.3 Dynamic Range

Using the calibrated SOA TLM model, further simulation was performed to investigate the power penalty performance of multistage networks at ultrahigh line-rate transmission. A pseudo random bit sequence (PRBS) with pattern length $2^{7}-1$ was imprinted on the return to zero (RZ) optical pulse train at 1552.5 nm wavelength with added white Gaussian noise (AWGN). This was injected into the circuit under test and the time-resolved output field from one SOA-stage is input to the next stage to model the accumulation of noise and distortion. The device output signal degradation is monitored over a broad range of operating conditions using a thermal-noise-limited receiver.


Figure 5.3: Transmitted and routed signal after a 2-stage path. left) Simulation input, middle) Simulation output, right) Experimental results. All the eye patterns are normalized to their respective average signal powers.

Figure 5.3 shows the eye diagrams and spectra for a 320 Gbps line rate signal for both the experimental [114] and simulated 2 -stage routing case. Power penalty analysis after routing ultrahigh line-rates through a multistage network was carried out to assess the data integrity. The receiver sensitivity power penalty was defined as the required increase in the receiver input power to maintain the same BER at $10^{-9}$.


Input Power swept from -20 to 10 dBm for each data rate
a)


Input Power swept from -20 to 10 dBm for each data rate
b)

Figure 5.4: Power Penalty maps for a) 2 -stages and b) 4 -stages. These maps indicate how the power penalty changes as the bias current and input optical power changes. The contour lines delimit the area where the power penalty is lower than the value indicated by the contour line. They were obtained as the number of cascaded SOAs increases and for different line rates 40Gbps, $160 \mathrm{Gbps}, 320 \mathrm{Gbps}$, 640 Gbps .

To monitor the power penalty, a receiver using the Gaussian approximation as the BER estimation method was implemented. Fourth-order Bessel bandpass optical and low-pass electrical filters were implemented with bandwidths of 2.4 and 1.3 times the line-rate, respectively [138]. The filter values depend on the modulation format. For NRZ-OOK the value is 0.75 times the line rate and 1.3 times the line rate for RZ-OOK.

The power penalty maps are obtained and plotted in figure 5.4. These maps indicate how the power penalty changes as the bias current and input optical power changes. The bias current was swept from 20 mA to 60 mA and the input power from -20 to 10 dBm . The contour lines delimit the area where the power penalty is lower than the value indicated by the contour line. In Figure 5.4 the power penalty maps were obtained as the number of cascaded SOAs increases from $2(5.4 \mathrm{a})$ to $4(5.4 \mathrm{~b})$ and for different line rates (left to right in figure 5.4) $40 \mathrm{Gbps}, 160 \mathrm{Gbps}, 320 \mathrm{Gbps}, 640 \mathrm{Gbps}$.

The power penalty map evolution, as the number of stages increases, shows that the power penalty floor narrows i.e. input bias dynamic range (IBDR) ${ }^{9}$ narrows. This behaviour is observed for all the transmitted line-rates and is related to the noise accumulation as the stage number increases.

Furthermore, as the transmitted line-rate increases, the input power dynamic range (IPDR) ${ }^{10}$ narrows but the power penalty floor (IBDR) broadens. Figure 5.4 a shows that the achievable power penalty minima, in the 2 -stage case, appear in a region between 25 and 35 mA which corresponds to a single pass gain per SOA between 0 and 6 dB . In figure 5.4 b , for the 4 -stage scenario, the optimum operation point moves towards higher current and input power levels as the line-rate increases.

[^7]

Input Power swept from -20 to 10 dBm for each data rate
a)


Input Power swept from -20 to 10 dBm for each data rate
b)

Figure 5.5: Power penalty tolerance. Solid lines indicate circuit gain contour level evolution. Broken lines indicate power penalty contour levels. a) and b) 2 and 4 stages, respectively. The star indicates the input power and average bias current settings used in the experimental characterisation.

### 5.4 Experimental Comparison

A study on the tolerance for the operation conditions was carried out to better understand the device limitations. For this purpose, the device gain and power penalty contour lines are plot together and shown in Figure 5.5. The solid contour lines indicate the circuit gain-evolution when both the bias current and the input optical power change. In each plot, the lower solid line marked for 14 dB (2-stages figure 5.5 a ) and -28 dB (4-stages figure 5.5 b ) shows the splitter losses contour level. This therefore indicates that the gain per SOA is at 0 dB (transparency). The upper solid contour line shows lossless circuit operation indicating that the splitter losses have been compensated. As the input power increases, the biasing has to increase in order to compensate the path losses due to gain saturation in the SOAs, explaining the upper contour line evolution. The broken contour lines show the power penalty. The stars indicate the input power and average bias current settings used in the experimental characterisation. For all the transmitted line-rates and stage numbers, the optimum operation point can be found in between the solid contour lines, indicating that the device does not need to operate under high gain conditions. In Figure 5.5, as the stage number increases the power penalty floor reduces due to noise accumulation and when the line-rate increases, the optimum operation point moves towards circuit transparency due to the more stringent OSNR requirements. In Figure 5.5 a and Figure 5.5b, the highest simulated line-rate ( 640 Gbps ) requires relatively higher optical power levels ( $\sim 6 \mathrm{dBm}$ ) to achieve the optimum operation point. This is due to the SOA noise reduction at high input powers.

To explore the scope for ultrahigh-data-rate transmission in monolithic multistage networks, the experimental trend and the optimum/minimum simulated power penalty trend for different number of stages are presented in Figure 5.6 a for the optimum operation conditions. The simulation showed good agreement with the experimental results indicating that the power penalty at the error rate of $10^{-9}$ increases with the number of stages and data rate. These results show that $10^{-9}$ error rate transmission of ultrafast signals, extrapolating to 640 Gbps is possible through photonic integrated multistage SOA-based circuits. However the power penalty degrades to 1.2 dB and 2.6 dB for the 2 and 4 stages, respectively.


Figure 5.6: a) Experimental (fill symbols) and simulation (open symbols) trends for power penalty degradation. Square and circular symbols represent 2 and 4 SOA stages, respectively. b) and c) gain trends.

The optimum power penalty gain evolution for both the short and long paths is shown in Figure 5.6b and Figure 5.6c. Figure 5.6c shows the gain evolution that each SOA provides. All the line-rates operate with low SOA gain levels ranging between -4 and 6 dB for both the short and long paths. Due to the low noise accumulation and therefore better OSNR when a small number of cascaded SOAs are used, the required gain for the short path is lower than the one required for the long path. For both paths, the required gain per SOA to achieve the optimum power penalty increases as the line-rate increases. This is explained by the less demanding OSNR requirements at lower line-rates. For the 4 -stages case the gain per SOA trend saturates as the line rate increases.

The power penalty maps, shown in Figure 5.4 and Figure 5.5, point out that the input power dynamic range (IPDR) and power penalty floor (IBDR) evolve as a function of the stage number and transmission line-rate.

To study this behaviour the IPDR and the IBDR for the simulated optimum power penalty were plotted in Figure 5.7. The IPDR evolution remains almost constant after the minimum optical power reaches the proper OSNR level at the receiver is achieved. This is observed for the short and long paths as the data line-rate increases. The IPDR magnitude decreases as the line-rate increases. As the stage number increases the best-case power penalty for each line rate also increases $1 \pm 0.5 \mathrm{~dB}$ due to noise accumulation.


Figure 5.7: Input Power Dynamic Range (IPDR) and Input Bias Dynamic Range (IBDR) power penalty degradation for best-case operation point. Rhombus (40Gbps), circles ( 160 Gbps ), triangles ( 320 Gbps ), squares $(640 \mathrm{Gbps}$ ) represent different line rates.

Figures 5.7 c and 5.7 d show the IBDR evolution. For the short path case, the power penalty increases linearly as the input bias increases. This is due, mainly, to the higher ASE noise accumulation levels as the current increases. This becomes important as the stage number increases, causing the IBDR to narrow for all the transmitted line-rates due to the more stringent OSNR operation requirements.

For the 4 -stage scenario and as the line rate increases, a broadening in the IBDR is observed from 15 mA to up to 30 mA . The larger broadening is due to the signal distortion immunity at ultrahigh data rates due to the SOA high-pass frequency response [139] and is explored in the next section.

### 5.5 Distortion

To characterise the SOA's single-pass gain frequency response a large-signal analysis using the implemented VPI 4QW-SOA model was performed. The simulation used a single frequency radio frequency (RF) tone, frequency-swept and amplitude modulated with an optical input power of 0 dBm and $100 \%$ modulation depth. The SOA's output signal was assessed through the heterodyne detection of the instantaneous optical power and frequency of the swept sinusoidal optical signal. The heterodyne detection calculates the average phase and magnitude of an electrical signal by mixing the input waveform with the in-phase and quadrature component of a local oscillator and then calculates the mean of the mixer outputs of the in-phase and quadrature signals. With this technique the harmonic distortion is assessed in isolation. The obtained single frequency response is normalized to the maximum gain in order to better distinguish its frequency response.


Figure 5.8: Normalized single tone frequency response for a single SOA in "large" signal regime. The solid line corresponds to the fitted SOA large signal response

From Figure 5.8, several interesting characteristics of the SOA gain frequency response can be observed. The quasi-highpass ${ }^{11}$ magnitude response becomes steeper as the bias current increases. At low modulation frequencies the single-pass gain gets compressed due to the stimulated emission process, i.e. reduction of optical gain as a result of carrier depletion by the amplification

[^8]process [140]. This gain compression disappears at high modulation frequencies because the carrier population cannot follow the signal amplitude changes anymore. The normalized single frequency response was approximated by the function,
\[

$$
\begin{equation*}
H(i \Omega)=1-\frac{h_{e f f}}{i \Omega \tau_{e f f}+1} \tag{1}
\end{equation*}
$$

\]

Where the fitting parameters $h_{e f f}$ and $\tau_{e f f}$ represent the normalized gaincompression factor and the effective carrier life time, respectively. Figure 5.8 depicts the approximated function in excellent agreement with the simulated results, clearly showing that the normalize gain-compression increases as the current increases.

Table 5.2: Parameters from the fitting function

| $\mathbf{I},[\mathrm{mA}]$ | $\boldsymbol{h}_{\boldsymbol{e f f}}$ | $\boldsymbol{\tau}_{\boldsymbol{e f f} \text { [ }}$ 步] |
| :---: | :---: | :---: |
| 28 | 0.227 | 380 |
| 36 | 0.445 | 270 |
| 44 | 0.550 | 210 |
| 52 | 0.610 | 180 |
| 60 | 0.650 | 150 |

The fitting parameters, shown in Table 5.2, reveal that $h_{e f f}$ increases and $\tau_{e f f}$ decreases as the bias current increases. As mentioned, the underlying cause for the gain compression is the limited rate at which the amount of carriers is replenished while being depleted by stimulated emission. Two important factors delimit the gain-compression magnitude, namely the rates from: the carrier lifetime and the stimulated emission rate, $\tau_{s p}{ }^{-1}$ and $\tau_{s a t}{ }^{-1}$ respectively, as shown in eqs 2-4.

$$
\begin{align*}
& h_{e f f} \approx \frac{g_{0}}{g_{C W}} \frac{\tau_{e f f}}{\tau_{s p}+\tau_{s a t}}  \tag{2}\\
& \tau_{e f f}=\frac{1}{\tau_{s p}^{-1}+\tau_{s a t}^{-1}}  \tag{3}\\
& \tau_{s a t}-1=\frac{\bar{P}}{E_{s a t}} \tag{4}
\end{align*}
$$

Equations 2-4 were obtained from the frequency analysis of the SOA's rate equations that is presented in appendix B. These equations express how the fitting parameters $h_{e f f}$ and $\tau_{e f f}$ relate to the mentioned factors $\tau_{s p}{ }^{-1}$ and
$\tau_{s a t}{ }^{-1}$. The unsaturated gain, CW gain, average power and saturation energy are denoted by $g_{0}, g_{C W}, \bar{P}, E_{s a t}$, respectively.

The SOA's single frequency response shows that the frequency components of the transmitted modulated signal will amplify differently resulting in a distorted output signal. Bit error rate measurements were performed to evaluate the data integrity through the power penalty analysis of a purely amplitude distorted signal. This was assessed using a thermal-noise-limited receiver to detect the point-wise product between the normalized SOA frequency-response and the $2^{7}-1$ long-PRBS input RZ-data signal. The input signal with a fixed pattern length of 128 bit was convolved with the transfer function with the form shown in Equation 1 for a range of operating currents.


Figure 5.9: Power penalty vs. data rate evolution
In Figure 5.9, the power penalty as a function of data rate is depicted. As the bias current increases the signal degradation increases showing a maximum power penalty level at 10 Gbps . There is a data rate band form 0.2 Gbps to 100 Gbps where the power penalty increases achieving a maximum and then decreasing. The mentioned behaviour help to explain the ultrafast data rate transmission capability that SOA-based monolithic switches have due to the low distortion at higher data rates. This effect is analogous to the low distortion one observed in fibre amplifiers with millisecond carrier lifetimes. For these reason, the information content is shifted above the filter edge as data rate increases.

### 5.6 Noise

The noise accumulation is the main contributor to data degradation in monolithically cascaded SOA circuits [141]. To better understand how the noise accumulation impacts the data integrity, the power penalty frequency evolution was assessed through the implementation of a travelling wave amplifier noise model [142].

Table 5.3: Noise model set of equations.


The set of equations than govern the noise model are shown in Table 5.3.The cumulative effect of the amplifier noise, in a system with multiple inline amplifiers, was studied assuming two things: all the amplifiers have equal noise figure and that the amplifier gain equals the loss in between two amplifiers, $\mathrm{GL}=1$. This led to the substitution of the spontaneous emission factor, $\eta_{s p}$ with the product $k \eta_{s p}$ where $k$ is the number of cascaded amplifiers[142], in the spontaneous emission equation, $P_{s p}$ in Table 5.3.

The power receiver sensitivity at $10^{-9}(\mathrm{Q}=6)$ was calculated as a function of data rate and number of cascaded SOAs, using $\eta_{s p}=1.5$ or an equivalent noise figure of 6.5 dB for each SOA. The noise figure is the same obtained from the SOA calibration using the VPI model. The filters' data-rate-dependent
bandwidths were $B_{o}=2.4 R_{b i t}$ and $B_{e}=1.3 R_{b i t}$ for the optical and electrical filters, respectively [138]. The RZ input data signal had a $25 \%$ duty cycle, $D$, with an extinction ratio, $r$, of $20: 1$. For this study the coupling losses were neglected $\eta_{i}=\eta_{o}=1$ and the losses, L, were set to 7 dB .

As it is well known [142], direct detection causes beating of signal with ASE ( $N_{s-s p}$ after electrical filtering) and ASE with itself $\left(N_{s p-s p}\right)$. Due to the large gain of the optical SOA-based switch, the beat noise terms were the dominating noise sources in the receiver. Shot noise as a consequence of the quantum nature of the optoelectronic conversion process $\left(N_{s h o t}\right)$ and thermal noise originating from the detection electronics ( $N_{t h}$, with noise power density $i_{t h}=10 \frac{p A}{\sqrt{H z}}$ contributed only to a negligible extent to the total noise. It is important to mention that the used parameters in this analysis were the same parameters used for the results obtained during the simulations using the VPI software.


Figure 5.10: Receiver noise simulation results (solid line). Analytical results (solid lines) comparison with the optimum experimental values (solid symbols) and the VPI simulation results (open symbols).

In Figure 5.10, the power penalty trend follows a nonlinear increase with increasing data rate and accumulated noise or number of stages. With higher noise accumulation the power penalty grows faster as the data-rate increases. This behaviour is comparable to the results obtained in previous sections for
the experimental and the VPI simulation data.
Figure 5.10 shows that the experimental power penalty trend can be largely described by the pure noise analysis trend for the optimum modes of operation. In comparison to the VPI results, at relatively low data rates, the pure noise analysis overestimates the power penalty. This is due to the fact that the VPI results were obtained at lower gain regimes, less noise, and not at device transparency GT=1 as in the pure noise analysis case. As the data rate increases the overestimation reduces and both trends become almost equal. This is explained by the fact that, as the data line-rate increases, the operating device gain regime increases close to transparency GT=1, (see Figure 5.6).

### 5.7 Discussion

Ultrahigh capacity operation is confirmed theoretically up to 320 Gbps in monolithic multistage SOA-based switching circuits. Extrapolations to 640 Gbps indicate that carrier recombination dependent distortion plays a limited role, but spontaneous noise leads to rapid penalty degradation. The VPI simulation tool neglects a number of important nonlinearities which may also contribute to signal quality degradation as the pulses shorten and powers are enhanced. At Terabit line rates for example, the pulse duration will approach the carrier-carrier scattering time scale. The parabolic gain approximation may also need to be re-evaluated as the signal spectrum approaches the amplifier bandwidth. None the less the model results are in good agreement with the experimental findings when ultrafast line rates are transmitted. The use of three different models (VPI, distortion model and noise model) helped to clarify unknowns about the role of distortion and noise in multistage circuits operating at such high OTDM speeds. The use of other modulation formats might allow higher capacity ( $>$ Tbps).

It has been shown through experimental assessments and theoretical analysis that photonic integrated SOA based switches are suitable to scale in capacity and connectivity through the use of multistage schemes. In the next section a $16 \times 16$ photonic integrated switch is presented and fabricated.

## Chapter

## 6 Large Scale Photonic Integrated Switching Circuit

In this chapter the development of a large scale photonic integrated SOA based switch is described.

### 6.1 Introduction

Along this PhD thesis, the characteristics that make SOAs suitable for the future optical interconnect networks have been described. Its nanosecond switching speed makes them suitable for low latency packet routing and its integration capability is a promising feature towards the realisation of large scale compact complex photonic switches [67], [143]. However, high capacity large photonic SOA-based switches have not been implemented yet. Only switches with low energy efficiency but fast switching response (lithium niobate) or switches with slow switching response but with excellent energy consumption (MEMS) have been fabricated into large port counts ( $128 \times 128^{12}$ for lithium niobate [34] and 1024x1024 for the MEMs [50]).

It is important to mention that a very impressive re-arrangeable Nonblocking 16x16 switch has been already fabricated and assessed in the University of Cambridge, U.K. It uses semiconductor optical amplifiers to form the switching fabric. It has been integrated on a $6.3 \mathrm{~mm} \times 6.5 \mathrm{~mm}$ indium phosphide chip using all-active integration. It operates with a power penalty of between 1.8 dB and 5.5 dB (for the longest path) at a BER of $10^{-9}$ for 10 Gbps signals. The power consumption of the switch is 16 W [144] which is one of the limitations of this approach together with the low operational bit-rate due to spectral narrowing due to ASE noise accumulation.

In this chapter the development of a large scale photonic integrated SOA

[^9]based switch is presented. The new switch is thought to be able to route data from 16 -inputs to 16 -outputs with only three cascaded SOA-stages with an improved power consumption with respect to the Cambridge device as an active passive integration approach has been followed.

### 6.2 Multistage switches and blocking characteristics

Until now I have been describing the building blocks to develop multistage switches but it is equally important to consider blocking properties of these large port count switches.

Multistage switch architectures offer efficient switching element scalability for switch architectures with sizes of $16 \times 16$ and larger [145]. Switch architectures can be classified by their blocking probabilities. A switch is called non-blocking if it is able to route any available input to any available output at any given time.

There are different categories of non-blocking capabilities:

- Re-arrangeable Non-Blocking (RNB), if any existing connection has to be reconfigured to make the new connection,
- Wide-sense Non-Blocking (WSNB), if a predetermined connection algorithm is required to setup new paths. Do not need to perform any reconfiguration to the existing connection to make new connections.
- Strict-sense Non-Blocking (SNB), if a predetermined connection algorithm is not required to setup new paths. Do not need to perform any reconfiguration to the existing connection to make new connections.

Non-blocking multistage architectures have been proposed in the literature, e.g. Clos [146], Benes [147], Spanke-Benes [129](N-stage) and Banyan [134]. These multistage non-blocking architectures demand a high number of cascaded switching elements (SOAs) and therefore the routing/control algorithms become complex. Besides the control complexity, the optical switch element count has a direct impact on the cost, power consumption and footprint of the switch. In this thesis an optimized optical re-arrangeable nonblocking (RNB) switch architecture using SOAs is proposed to overcome these drawbacks.

### 6.3 Architecture for the Large Scale SOA based Switch


a)

b)

Figure 6.1: Proposed 16x16 switch architecture design. a) 16x16 Benes, b) the $8 \times 8$ tree switch which forms the middle stage in a).

The proposed architecture is based on a hybrid approach combining the Benes and Tree architectures to reduce the switching elements. The Benes architecture offer the best scalability in terms of switching element count [145] and the Tree architecture ensures a minimum of cascaded switching elements.

An $N \times N$ Benes switch consists of one input column of $2 \times 2$ switching elements, two $N / 2 \times N / 2$ middle stages constructed using the Benes architecture and one output of 2 x 2 switching elements as shown in Figure 6.1a. The substitution of the Benes middle stages with the single-stage tree architecture switch, Figure 6.1b, reduces the number of cascaded SOAs to just three and the total number of switching elements remains comparable to the Benes architecture.

The optimized RNB 16x16 multistage switch architecture shown in Figure 6.1a has a total number 192 SOAs with 176 splitters/combiners and 276 crossings. The total number of mode converters is 968 , and the total area is $52.8 \mathrm{~mm}^{2}$ ( $13.2 \mathrm{~mm} \times 4 \mathrm{~mm}$ ).

### 6.3.1 Miniaturisation



Figure 6.2: $2 \times 2$ design and mask layout
To reduce the $16 \times 16$ switch dimensions, a compact $2 \times 2$ switching element of $0.6 \mathrm{~mm}^{2}(2.4 \mathrm{~mm} \times 0.25 \mathrm{~mm})$ was designed. This $2 \times 2$ switching element comes from a tree- broadcast and select architecture, shown in Figure 6.2a. The miniaturization process starts by placing in the same row the four SOA gates, see Figure 6.2b. Only two active regions are used to implement the four SOA gates. This is done by placing in the same active region two different SOA waveguides separated from each other by a distance of $20 \mu \mathrm{~m}$. It is important to mention that the $2 \times 2$ circuit remains single stage; this means that only one switching element is needed to enable an optical path. The mask layout of the fabricated 2 x 2 is shown in Figure 6.2c. To enable further size reduction microbend waveguides were designed. These micro-bends exploiting whispering gallery propagation promise a high fabrication tolerance, low polarization conversion below $-25 \mathrm{~dB} / 90^{\circ}$ for sidewall tilts of less than $2^{\circ}$ and losses of order $0.2 \mathrm{~dB} / 180^{\circ}$ [148].


Figure 6.3: $4 \times 4$ design and mask layout

The miniaturized $2 \times 2$ switches were used as building blocks when designing the 4 x 4 switches. The total area for the miniaturized $4 \times 4$ switch is $2.65 \mathrm{~mm}^{2}$ ( $5.3 \mathrm{~mm} \times 0.5 \mathrm{~mm}$ ). A similar approach is followed to miniaturize this $4 \times 4$ switch. The miniaturized architecture is a broadcast and select (BS) 4 x 4 tree architecture as shown in Figure 6.3e. The 2 x 2 switching elements in the BS architecture are arranged in two rows and two columns taking care not to create excessive crossings in the interconnection network. These $4 \times 4$ switches form the 8 x 8 tree architecture switch, shown in Figure 6.1b These 8x8 are interconnected to form the $16 \times 16$ hybrid Benes switch.

The complete $16 \times 16$ fabricated circuit photograph is shown in Figure 6.4. The mask for the fabricated device is shown on the bottom of Figure 6.4. The switch was fabricated by Dr. Patty Stabile in the Clean Room of the Eindhoven University of Technology (TU/e) using an active-passive integration technology very similar to the one presented in Chapter 4.

### 6.3.2 Switch loss analysis

A limiting factor to the implementation of large scale integrated switch architectures are the losses coming from the splitter and combiners. A conservative value of 3.5 dB is estimated for the splitter and combiner loss. The required estimated gain per SOA stage is around 12 dB which seems affordable when using QWs as I already did in previous chapters. This analysis however does not include the gain and signal degradation owing to ASE and distortion. But as it was already shown in previous chapters these impairments can be assessed by operating the device at relative low gain regimes together with new phase modulation formats.

Table 6.1: Splitting/combining loss at each stage for the proposed $16 \times 16$ switch.

| Switch <br> size | Number of <br> splitters/combiners per <br> path | Splitting/Combining <br> loss per stage, dB |  | Gain Required <br> per SOA stage, <br> dB |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathbf{1}^{\text {st }}$ | $\mathbf{2}^{\text {nd }}$ | $3^{\text {rd }}$ |  |
| $16 \times 16$ | 10 | 7 | 21 | 7 | $35 / 3 \sim 12 \mathrm{~dB}$ |

The photograph and the connection layout of the complete device are shown in Figure 6.4. The device has been wire bonded and placed in a water cooled mount. The test bed setup is being modified to enable testing of large scale photonic integrated devices.


Figure 6.4:16x16 complete circuit. Top) Picture of the fabricated device, bottom) Mask layout

## 7 Summary of this dissertation and Outlook

In this dissertation, I exploited advanced materials, quantum wells and quantum dots with innovative designs to fabricate and assess state-of-the-art photonic integrated SOA-based switching circuits. The knowledge acquired from these devices was linked with good understanding and concepts of ultrafast optical communications networks to design and experimentally assess a monolithic interconnect operating at ultrahigh line rates up to 320 Gbps , for a total potential and predicted data capacity of 1280 Gbps . The tested device represents one of the most complex multistage InP PICs reported with up to four SOA-stages. This dissertation proved that photonic integrated SOA-based optoelectronic switches can be scalable in either connectivity or data capacity and are poised to become a key technology for very high-capacity applications.

The first demonstrations using quantum dot (QD)-like material to develop scalable and compact switching matrices operating in the $1.55 \mu \mathrm{~m}$ telecommunication window were achieved. Minimal path dependent signal degradation, high switching extinction ratio, negligible same-wavelength pathdependent crosstalk and reduced control complexity were characteristics observed in such devices making them highly promising for larger scale active monolithic photonic circuits.

The impact of all-active monolithic cascaded quantum dot semiconductor optical amplifier switching elements has been studied for the first time. The proposed architectures led to a marked reduction in electrical connections and control complexity compared to previously published SOA-based switch arrays. The scaling of such circuits to higher numbers of connections is predicated on the levels of signal degradation at each stage, and the possibility to provide the required interconnection between stages with low crosstalk and good power efficiency. Although the assessed QD devices achieved an excellent performance, it is important to mention some key aspects in which there are room to improve. The devices displayed properties predicted for quantum dot gain media such as high optical saturation threshold. But they where not able to compensate completely their insertion losses in order to achieve net fibre-tofibre gain. The low gain value may be attributable to several causes which may
be improved by using the proper epitaxy and improved heat dissipation techniques. But the main improvement can be done either by using a different integration (active-passive) approach instead of the all-active one, by using polarization insensitive QDs or by using a mix of the previous options. This is because; in the all-active photonic integrated devices the polarization state is highly prone to strongly rotate even in waveguides that are not electrically biased. And if this feature is added to the fact that the QD material gain is highly sensitive to the polarization state, this results in a low amplification efficiency provided by the SOAs. These improvements were taken into account in the next generation of monolithic switching circuits. They used an activepassive integration approach to avoid signal impairments and losses caused either by a misaligned polarization state of light or excess heating.

For the first time, the bandwidth limitations of scalable SOA-based multistage switches were assessed through experimental studies. The first active-passive monolithically integrated multistage $4 x 4$ SOA-based switch working at record serial line rates of 160 and $320 \mathrm{Gbit} / \mathrm{s}$ was demonstrated, representing a step change in the operating speeds for multistage integrated photonics in general, and optoelectronic switching networks in particular. Modest levels of signal degradation per path and dynamic operation with nanosecond timescale re-configurability indicate considerable promise for emerging applications in ultra-broad bandwidth signal routing with energy efficient signal processing. This represents an important milestone in highbandwidth monolithic circuit integration and offers a highly promising route to large scale monolithic optoelectronic interconnection circuits operating at ultrahigh line rates.

Simulation studies to verify and predict the dependence of data integrity as ultrahigh line-rate and number of stages increases were performed for the first time. Providing insight into the scaling of line rate and connectivity for larger scale integrated switching circuits. An excellent agreement with the experimental data was achieved. This study helped to understand the role of distortion and noise when routing ultrahigh line-rates. Predicted ultrahigh capacity operation up to 640 Gbps make monolithic multistage SOA-based switching circuits very promising for high capacity interconnection networks. Other modulation formats might even allow higher scalability and line rate transmission above 640Gbps.

To achieve a higher port count a large scale photonic integrated switching circuit connecting 16 inputs to 16 outputs has been designed and fabricated. All the mentioned achievements were result of the efforts made to push the technology state-of-the-art to achieve hardware efficient and high-capacity
optical interconnects.

### 7.1 Outlook

The PhD project objectives were:

1. Exploit the state of the art in epitaxial technology and processing techniques to realize high performance space switches for high capacity signal routing.
2. Low signal degradation, even at aggregate throughputs up to Terabit/second.
3. Loss-less operation to ensure applications in a broad range of environments.

The first two objectives were successfully completed, as state of the art quantum dots and mature processing techniques as the one present in Jeppix platform were used to demonstrate world record devices. The first multistage quantum dot switch and the first ultrahigh capacity multistage switch were demonstrated and 640 Gbps per path predicted and/or expected.

The last objective of the PhD . Project has still to be completed. But the know-how acquired in this thesis promises this can be assess in next generation chips. For example, the test bed data obtained throughout this PhD work has contributed, to give possible solutions to the main unknowns when building a lossless multistage switching device e.g. the use of active passive integration to reduce interconnection waveguide losses. To achieve a lossless performance it is recommended to implement SOA-based switches with interconnection waveguides with low loss. By doing this the energy consumption goes down because the SOA doesn't need high gain levels to compensate the overall losses. This together with the use of QD material gain with low values of noise figure will improve the necessary power map in this chips and a better performance at low current levels. It would be interesting to test the next generation chip (16x16) and draw further conclusions on capacity, scaling and lossless operation.

### 7.1.1 Roadmap toward high capacity large scale integrated SOA switches

There is much further work to be done before the realisation of a practical size commercial SOA-based switch. The short term goal to achieve is to implement and optimize $16 \times 16$ switches e.g. the one presented in chapter 6 of this thesis. The long term, obviously, is the implementation of integrated switches of larger port count than a $16 \times 16$ for example a $64 \times 64$. To do this
extensive research has to be done in new switch architectures that will help reducing the number of switching elements and cascades. The development of photonic integrated elements with reduced loss and able to maintain the light polarization state are also needed. Finally the electronic control and electronic processing (regeneration, retiming, buffering, etc) has to be developed further for these large scale photonic integrated switches. For example in these architectures is important to monitor the switch status and provide just the necessary bias to avoid signal degradation caused by noise or gain saturation.

### 7.1.2 Concluding Remarks

The results of this research therefore opened a route towards the implementation of ultrahigh capacity and energy efficient devices using scalable monolithic SOA based switches. Such scalable, power efficient and broadband switching technology is expected to be of high relevance in reducing the capacity-energy bottleneck in future interconnection applications.

## A. OTD-Multiplexing and Demultiplexing

This appendix explains the Optical Time Division Multiplexing work performed for chapter 4.

An important method for transmitting and receiving ultra-high-speed signals (regardless of the modulation format) is seen in the OTDM (Optical Time Division Multiplexing) technique. The OTDM technique performs time-domain multiplexing and demultiplexing of two or more optical data sequences that have the same wavelength. In principle this method does not depend on the processing speeds of electronic devices and can generate ultra-high-speed signals at a single wavelength, the speed depending on the extent of the multiplexing.

Important elemental techniques for OTDM signal generation include ultra-short optical pulse generation, which prevents interference between multiplexed optical data; and optical time division multiplexing, which bit-interleaves individually datamodulated optical signals. For signal reception, OTDM also requires a clock synchronized to the OTDM signal; and optical demultiplexing which extracts multiplexed channels without crosstalk

Generating true pseudorandom sequences at ultrahigh bit time rates using bit interleaved sequences of the same sequence is facilitated by the correct choice of delays when combining the sequences. In this work, an electrical binary sequence length of $2^{7}-1$ is generated at 40 Gbps with a pulse pattern generator.

The clock rate is quadrupled to 160 Gbps using two serial Mach-Zehnder fiber interferometers -a commercially supplied optical clock multiplier from Pritel. In one arm of each Mach-Zehnder interferometer there is a fine adjust delay for bit synchronisation and power equalisation. The second arm includes a half pattern length delay line. This careful choice of delay results in the generation of $2^{7}-1$ patterns at twice the repetition frequency. The operation is repeated to transform the $80 \mathrm{Gbps} 2^{7}-1 \mathrm{PRBS}$ to a sequence at 160 Gbps with the appropriate delay in the second Mach Zehnder interferometer stage. For the bit at time interval $t$, the pseudo-random bit sequence at the doubled line rate may be derived as follows:

$$
P_{R B S} 80 G b / s(1 / 2 t)=P R B S_{40 G b / s}\left(t_{\text {odd }}\right)+P R B S_{40 G b / s}\left(t_{\text {even }}+1 / 22^{7}\right)
$$

The operation is repeated to transform the $80 \mathrm{Gbps} 2^{7}-1 \mathrm{PRBS}$ to a sequence at 160 Gbps with half the delay in the second Mach Zehnder interferometer stage.

The specific experimental arrangement used is shown in the figure below. Polarisation maintaining components are used throughout the interleaver.


Electroabsorpion demultiplexing: The data clock is applied in electrical form to the modulator to optically gate the desired channel. The phase delay between the received optical input and the applied electrical input determines which demultiplexed tributary is selected for subsequent error rate analysis.

PPLN demultiplexing: Exploiting the sum-frequency generation non- linear process of both coupled signals (clock and OTDM data) into the PPLN and by tuning an optical delay in the clock signal path, a particular channel is selected [116].

## B. SOA "Microwave" Frequency Response

These following appendixes address the Microwave response of semiconductor optical amplifiers. The result of this study is used in chapter 5 to propose a fitting function to the frequency response obtain with VPI TLM model.

When an optical signal is launched into the SOA, its amplitude and phase change because of the gain provided by the SOA and the associated changes in the refractive index. To describe this amplification process, I adopt the model developed by Agrawal et al. and write the signal's electric field in the form:

$$
\begin{equation*}
E(r, t)=\operatorname{Re}\left[\hat{x} F(x, y) A(z, t) e^{i\left(\beta_{0} z-\omega_{0} t\right)}\right] \tag{1}
\end{equation*}
$$

Where $\hat{x}$ is the polarization unit vector, $F(x, y)$ is the mode distribution, $A(z, t)$ is the complex amplitude of the signal, $\omega_{0}$ is its carrier frequency and $\beta_{0}=\bar{n} \omega_{0} / c$ is the propagation constant of the optical mode with the effective index $\bar{n}$.

The signal amplitude evolves inside the SOA as:

$$
\begin{equation*}
\frac{\partial A}{\partial z}+\frac{1}{v_{g}} \frac{\partial A}{\partial t}=\frac{g}{2}(1-i \alpha) A \tag{2}
\end{equation*}
$$

Where $v_{g}$ is the group velocity and $\alpha$ is the linewidth enhancement factor responsible for changes in the mode index with changes in the carrier density $N_{d}$ that satisfies a rate equation of the form, the three equations represent the same evolution but they are written for clarity in the relations.

$$
\begin{align*}
& \frac{\partial N_{d}}{\partial t}=\frac{I}{q V}-\frac{N_{d}}{\tau_{s p}}-\frac{\Gamma a\left(N_{d}-N_{t r}\right)}{\hbar \omega_{0}}|A|^{2}  \tag{3a}\\
& \frac{\partial N_{d}}{\partial t}=\frac{I}{q V}-\frac{N_{d}}{\tau_{s p}}-\left(N_{d}-N_{t r}\right) \frac{P_{d}}{E_{s a t}}  \tag{3b}\\
& \frac{\partial N_{d}}{\partial t}=\frac{I}{q V}-\frac{N_{d}}{\tau_{s p}}-a v_{g}\left(N_{d}-N_{t r}\right) S_{d} \tag{3c}
\end{align*}
$$

Where $V$ is the active volume; $S_{d}, P_{d}$ are the photon density and instantaneous power, respectively; $E_{s a t}=\frac{A r e a \hbar \omega_{0}}{a \Gamma}$ is the saturation energy and $\tau_{s p}$ is the carrier lifetime. It is important to remember that $\tau_{s p}$ depends on $N_{d}$. If I include both the radiative and Nonradiative recombination processes, this dependence takes the form

$$
\begin{equation*}
\frac{1}{\tau_{s p}}=\left(A_{n r}+B_{s p} N_{d}+C_{a} N_{d}^{2}\right) \tag{4}
\end{equation*}
$$

Where $A_{n r}$ is the intrinsic nonradiative recombination rate, $B_{s p}$ is the spontaneous recombination coefficient and $C_{a}$ represents the Auger recombination coefficient.

The equation for the propagation of the photon density $S_{d}=S[z, t]$ and the propagation of optical power $P_{d}=P[z, t]$ is:

$$
\begin{align*}
& \frac{\partial S_{d}}{\partial z}=\left(\Gamma a\left(N_{d}-N_{t r}\right)-\alpha_{i}\right) S_{d}  \tag{5a}\\
& \frac{\partial P_{d}}{\partial z}=\left(\Gamma a\left(N_{d}-N_{t r}\right)-\alpha_{i}\right) P_{d} \tag{5b}
\end{align*}
$$

Here, z is the spatial coordinate along the amplifier and $t$ is the local time, measured in a coordinate system moving with the group velocity $v_{g}$. Furthermore $a$ is the differential gain, $\Gamma$ is the confinement factor, $N_{t r}$ is the carrier density at transparency, $I$ is the injected current, $V$ is the active region volume, $\tau_{s p}$ is the carrier lifetime and $\alpha_{i}$ is the total internal loss, which is mainly due to waveguide scattering and free-carrier absorption. The photon density $S$ is related to the instantaneous power $P$ via

$$
\begin{equation*}
P=\frac{h c v_{g} \text { Area }}{\lambda \Gamma} S \tag{6}
\end{equation*}
$$

Where Area is the waveguide geometric area and $\lambda$ is the signal wavelength. The modal gain in the equations above is represented by the linear approximation for the dependence of the gain on the carrier density $N_{d}$.

$$
\begin{equation*}
g=g[z, t]=\Gamma a\left(N_{d}-N_{t r}\right) \tag{7}
\end{equation*}
$$

## Assumptions:

These equations neglect ultrafast gain nonlinearities like carrier heating and spectral hole burning for frequencies above Terahertz. The inclusion of these effects leads to quantitative changes but they do not modify the qualitative conclusion of this study.

The influence of spontaneous emission (SE) on the saturation of the gain has been also neglected. For long amplifiers with large gain, the level of SE can be high enough to saturate the amplifier, but this case is not treated here.

The implicit assumption is therefore that the injected power is large enough to dominate the saturation behaviour.

## B. 1 Small Signal Analysis For the SOA Frequency Response

This study is dedicated to analyze the SOA gain response to a frequency modulation $\Omega$. The situation considered is illustrated in Fig. 1: a modulated laser beam is input to an SOA and modulates the carrier density which translates into a modulation of the amplifier gain.

$$
S_{i}=\bar{S}_{i}+\tilde{s}_{i}[\Omega] \leadsto g[\Omega] \leadsto S_{o}=\bar{S}_{o}+\tilde{s}_{o}[\Omega]
$$

Fig. 1 Schematic diagram of configuration for small signal analysis to analyze the SOA gain response to a frequency modulation $\Omega$.

Considering the case where there is a large saturating power in the laser beam and a small modulation superimposed on it. I write the sinusoidal photon density modulation as

$$
\begin{equation*}
S_{d}[z, t]=\bar{S}[z]+\tilde{s}[z] e^{i \Omega t}+\tilde{s}^{*}[z] e^{-i \Omega t} \tag{8}
\end{equation*}
$$

with $\bar{S}$ and $\tilde{s}[z]$ being the steady-state photon density and the photon density modulation perturbation, respectively. Considering this small-signal modulation, Eq. 8, $N$ takes the form

$$
\begin{equation*}
N_{d}[z, t]=\bar{N}[z]+\tilde{n}[z] e^{i \Omega t}+\tilde{n}^{*}[z] e^{-i \Omega t} \tag{9}
\end{equation*}
$$

with $\bar{N}[z]$ and $\tilde{n}[z]$ being the steady-state carrier density and the small-signal carrier density modulation perturbation.

For the carrier density steady-state $\bar{N}[z]$ I set the carrier density rate equation (Eq. 3c) time derivative to zero and neglect the time dependent terms resulting after the insertion of the sinusoidal photon density modulation.

$$
\begin{gather*}
\bar{N}[z]=\frac{N_{t r} \frac{\bar{S}[z]}{S_{s a t}}+\frac{I \tau_{s p}}{q V}}{\frac{\bar{S}[z]}{S_{s a t}}+1}  \tag{10}\\
\bar{N}[z]=\frac{\frac{\bar{P}[z]}{E_{s a t}} N_{t r}+\frac{I}{q V}}{\frac{1}{\tau_{s p}}+\frac{\bar{P}[z]}{E_{s a t}}} \tag{10a}
\end{gather*}
$$

Where $\frac{1}{s_{s a t}}=a v_{g} \tau_{s p}$ is used as the saturation photon density. To get the steady-state $\bar{S}[z]$ and the small signal photon density perturbation along the SOA $\tilde{s}[z]$, the small signal carrier density $\tilde{n}[z]$ is obtained from the carrier density rate equation by neglecting terms but of first order in $\tilde{n}[z]$ and using $P=$
$\frac{h c v_{g} \text { Area }}{\lambda \Gamma} S ; E_{\text {sat }}=\frac{h c \text { Area }}{a \lambda \Gamma}$ where the contribution to the lifetime of the stimulated emission by the laser beam is given by: $\frac{1}{\tau_{s a t}}=a \cdot v_{g} \cdot \bar{S}[z]=\frac{\bar{P}[z]}{E_{s a t}}$

$$
\begin{align*}
\tilde{n}[z]=-\frac{\left(\bar{N}[z]-N_{t r}\right) \frac{\tilde{p}[z]}{E_{s a t}}}{\frac{1}{\tau_{e f f}}+i \Omega}  \tag{11}\\
\frac{1}{\tau_{e f f}}=\frac{1}{\tau_{s p}}+\frac{1}{\tau_{s a t}} \tag{11a}
\end{align*}
$$

Substituting in Eq. 9 the proposed solutions for $\bar{N}[z]$ and $\tilde{n}[z]$ and inserting this equation in Eq. 5a., the equation for the average photon density along the SOA, $\bar{S}[z]$, and for the small signal photon density perturbation along the SOA, $\tilde{s}[z]$, are obtained after collecting the time independent terms and the time dependent terms, respectively. The behaviour of the steady-state optical power and the small signal propagation is given by

$$
\begin{gather*}
\frac{\partial \bar{S}}{\partial z}=\left(g_{s a t}-\alpha_{i}\right) \bar{S}[z]  \tag{12}\\
\frac{\partial \tilde{s}}{\partial z}=\left(g_{s a t}-\alpha_{i}\right) \tilde{s}[z]-\left(\frac{g_{s a t} \tilde{s}[z]}{\left(1+i \Omega \tau_{s p}+\frac{\bar{S}[z]}{S_{s a t}}\right)} \frac{\bar{s}[z]}{S_{s a t}}\right) \tag{13}
\end{gather*}
$$

Where $\quad g_{s a t}=\frac{g_{0}}{1+\frac{\bar{S}[z]}{S_{s a t}}} ; g_{0}=a \Gamma\left(\frac{I}{q V} \tau_{s p}-N_{t r}\right)$ are the saturated gain and the small signal unsaturated modal gain, respectively.

For a given position in the amplifier, the solutions of the steady state (10 or 10a) and (12) give values for the carrier concentration and local photon density, and hence the CW material gain. The magnitude of the perturbation to the carrier population is governed by (11), which describes the response of the carriers due to the amplification of the modulated laser, and shows that the response at this position has a high frequency roll- off with a $3-\mathrm{dB}$ angular frequency governed by the local effective lifetime $\tau_{e f f}$

$$
\begin{equation*}
\Omega_{3-d B}=\frac{\sqrt{3}}{\tau_{e f f}} \tag{14}
\end{equation*}
$$

It might therefore appear that this frequency modulation roll-off would also apply to the gain frequency evolution. However, consideration of (13) shows that the last term, which represents coupling of light from the CW component into the time varying component, acts to compress the gain at low frequencies. At higher frequencies the carrier population cannot follow the light variation and the
compression is removed. This effect tends to extend the bandwidth beyond that determined by the denominator of (11). This high-pass response is explained by getting the magnitude of the perturbation to the material gain which is described by (15) after using $g[\bar{S}]=\frac{\partial \bar{S}}{\partial z} \frac{1}{\bar{S}[z]} ; g[\tilde{s}]=\frac{\partial \tilde{s}}{\partial z} \frac{1}{\tilde{s}[z]}$ in (13) and the same relationships used to get (11).

$$
\begin{equation*}
g[\tilde{s}]=g[\bar{S}]-\left(\frac{g_{\text {sat }}}{\tau_{\text {sat }}} \frac{1}{\left(\frac{1}{\tau_{e f f}}+i \Omega\right)}\right) \tag{15}
\end{equation*}
$$

Evaluating the magnitude of the perturbation to the material gain (16) in the frequency limits (17-18) a high-pass response can be observed as the gain values for higher frequencies are higher than the gain values evaluated at lower frequencies.

$$
\begin{gather*}
|g[\tilde{s}, \Omega]|=g[\bar{S}] \sqrt{\left(\frac{g_{\text {sat }}}{\frac{g[\bar{S}] \tau_{\text {sat }}}{\Omega}\left(\frac{1}{\tau_{e f f}^{2}}+\Omega^{2}\right)}\right)^{2}+\left(1-\frac{g_{\text {sat }}}{g[\bar{S}] \tau_{e f f} \tau_{\text {sat }}\left(\frac{1}{\tau_{e f f}^{2}}+\Omega^{2}\right)}\right)^{2}}  \tag{16}\\
|g[\widetilde{s}, \Omega \rightarrow 0]|=g[\bar{S}]-\frac{g_{\text {sat }}}{\tau_{s a t}\left(\frac{1}{\tau_{e f f}}\right)}=g[\bar{S}]-\frac{a \Gamma\left(\frac{1}{q \bar{V}} \tau_{s p}-N_{t r}\right)}{\left(1+\frac{\bar{s}}{S_{s a t}}\right)^{2}} \frac{\bar{s}}{S_{\text {sat }}}  \tag{17}\\
|g[\tilde{s}, \Omega \rightarrow \infty]|=g[\bar{S}] \tag{18}
\end{gather*}
$$

The low frequency gain-compression magnitude (compressed CW material gain) is governed mainly by the gain saturation. In the high frequency regime the gain magnitude is a fix value which corresponds to the CW material gain. This confirms that the carrier population cannot follow the light variation and the low frequency compression is removed.

The cut-off frequency for this high-pass response (16) is governed by the saturated gain, $g_{\text {sat }}$, which is directly related to the injected bias current. In (19) $g_{\text {sat }}$ sets where the low frequency roll-off will appear.

$$
\begin{equation*}
\Omega_{3-\mathrm{dB}}=\frac{g_{\text {sat }}}{\sqrt{3} g[\bar{S}] \tau_{\text {sat }} \tau_{e f f}} \sqrt{\frac{8 g[\bar{S}] \tau_{s a t} \tau_{e f f}}{g_{\text {sat }}}-3\left(\frac{g[\bar{S}] \tau_{s a t}}{g_{s a t}}\right)^{2}-4\left(\tau_{e f f}\right)^{2}} \tag{19}
\end{equation*}
$$

The gain difference between a certain higher frequency and a certain lower frequency increases with the bias current. A more extreme difference is expressed as

$$
\begin{equation*}
|g[\tilde{s}, \Omega \rightarrow \infty]|-|g[\widetilde{s}, \Omega \rightarrow 0]|=\frac{a \Gamma\left(\frac{I}{q V} \tau_{s p}-N_{t r}\right)}{\left(1+\frac{\bar{s}}{S_{s a t}}\right)^{2}} \frac{\bar{s}}{s_{s a t}} \tag{20}
\end{equation*}
$$

It is evident that as the injected bias current increases the numerator will increase and this will lead to a more steep frequency response of the SOA.

A simple analytic expression has been derived for the small-signal-modulated gain evolution in a travelling wave SOA. The expression derived describes the physical effects in operation and their relative contributions to gain frequency response. It is found that the modulation bandwidth of the carrier population in the amplifier does not solely determine the bandwidth of the SOA frequency response. This is due to the frequency dependence of the longitudinal propagation of the signal.

The normalized frequency response presented in Equation 1 in chapter 5 was derived from Equation 15 in this appendix.

## Bibliography

[1] S. Koehl, "Channeling a Flood of Data," Intel Newsroom Europe. pp. 1-3, 2010.
[2] Cisco, "Entering the Zettabyte Era," White paper, pp. 1-16, 2011.
[3] R.-J. Essiambre, G. Kramer, P. J. Winzer, G. J. Foschini, and B. Goebel, "Capacity Limits of Optical Fiber Networks," Journal of Lightwave Technology, vol. 28, no. 4, pp. 662-701, Feb. 2010.
[4] P. Herve and S. Ovadia, "Optical Technologies for Enterprise Networks," Intel Technology Journal, vol. 8, no. 2, pp. 72-82, 2004.
[5] T. S. El-Bawab, Optical Switching. Springer Science+Business Media, Inc, 2006, p. 456.
[6] D. J. Blumenthal et al., "Integrated Photonics for Low-Power Packet Networking," IEEE Journal of Selected Topics in Quantum Electronics, vol. 17, no. 2, pp. 458-471, Mar. 2011.
[7] U. S. E. P. Agency, "Report to Congress on Server and Data Center Energy Efficiency Public Law 109-431," Environmental Protection, 2007.
[8] L. A. Barroso and U. Hölzle, The Datacenter as a Computer: An Introduction to the Design of W arehouse-Scale Machines, vol. 4, no. 1. 2009, pp. 1-108.
[9] L. Dittmann et al., "The european ist project DAVID: a viable approach toward optical packet switching," IEEE Journal on Selected Areas in Communications, vol. 21, no. 7, pp. 1026-1040, Sep. 2003.
[10] R. R. Grzybowski et al., "The OSMOSIS Optical Packet Switch for Supercomputers: Enabling Technologies and Measured Performance," 2007 Photonics in Switching, vol. 4, pp. 21-22, Aug. 2007.
[11] A. Jourdan, D. Chiaroni, E. Dotaro, G. J. Eilenberger, F. Masetti, and M. Renaud, "The perspective of optical packet switching in IP dominant backbone and metropolitan networks," IEEE Communications Magazine,
vol. 39, no. 3, pp. 136-141, Mar. 2001.
[12] L. Eldada et al., "40-channel ultra-low-power compact PLC-based ROADM subsystem," 2006 Optical Fiber Communication Conference and the National Fiber Optic Engineers Conference, p. 9 pp., 2006.
[13] S. Bregni, A. Pattavina, and G. Vegetti, "Architectures and performance of awg-based optical switching nodes for ip networks," IEEE Journal on Selected Areas in Communications, vol. 21, no. 7, pp. 1113-1121, Sep. 2003.
[14] P. J. Duthie and M. J. Wale, " $16 \times 16$ single chip optical switch array in lithium niobate," Electronics Letters, vol. 27, no. 14, p. 1265, 1991.
[15] K. Hamamoto, T. Anan, K. Komatsu, M. Sugimoto, and I. Mito, "First $8 \times 8$ semiconductor optical matrix switches using GaAs/AlGaAs electrooptic guided-wave directional couplers," Electronics Letters, vol. 28, no. 5, p. 441, 1992.
[16] T. Ido, M. Koizumi, S. Tanaka, M. Suzuki, and H. Inoue, "Polarization and wavelength insensitive MQW electroabsorption optical gates for WDM switching systems," IEEE Photonics Technology Letters, vol. 8, no. 6, pp. 788-790, Jun. 1996.
[17] N. Sahri et al., "A highly integrated 32-SOA gates optoelectronic module suitable for IP multi-terabit optical packet routers," in OFC 2001. Optical Fiber Communication Conference and Exhibit. Technical Digest Postconference Edition (IEEE Cat. 01CH37171), 2001, no. 55, pp. PD32-P1-3.
[18] W. van Berlo et al., "Polarization-insensitive, monolithic $4 \times 4$ InGaAsPInP laser amplifier gate switch matrix," IEEE Photonics Technology Letters, vol. 7, no. 11, pp. 1291-1293, 1995.
[19] R. S. Tucker, "Green Optical Communications—Part II: Energy Limitations in Networks," IEEE Journal of Selected Topics in Quantum Electronics, vol. 17, no. 2, pp. 261-274, Mar. 2011.
[20] S. Rispens, B. Vermeer, and J. J. B. Kwaaitaal, The communication revolution:new perspectives on photonics. Eindhoven: Technische Universiteit Eindhoven, 2010, 2010, pp. 1-91.
[21] R. S. Tucker, "The Role of Optics and Electronics in High-Capacity Routers," Journal of Lightwave Technology, vol. 24, no. 12, pp. 4655-4673, Dec. 2006.
[22] K. A. Williams, "High-Speed Integrated Photonics in Interconnection Networks.pdf." ieee LEOS, 2005.
[23] J. P. Ryan, "WDM: North American deployment trends," IEEE Communications Magazine, vol. 36, no. 2, pp. 40-44, 1998.
[24] E. Lowe, "Current European WDM deployment trends," IEEE Communications Magarine, vol. 36, no. 2, pp. 46-50, 1998.
[25] L. Paraschis and S. Modali, "Data center transport in the zettabyte IP network," in IEEE Photonics Society Summer Topicals 2010, 2010, vol. 1, pp. 227-228.
[26] R. R. Grzybowski et al., "The OSMOSIS optical packet switch for supercomputers.," in Optical Fiber Communication - includes post deadline papers, 2009. OFC 2009. Conference on, 2009, pp. 1-3.
[27] S. Venkatesh et al., "Performance improvements in bubble-actuated photonic cross-connect switches," in The 15th Annual Meeting of the IEEE Lasers and Electro-Optics Society, 2002, vol. 1, no. 2, pp. 39-40.
[28] S. M. Jensen, "The Nonlinear Coherent Coupler," IEEE Transactions on Microwave Theory and Techniques, vol. 30, no. 10, pp. 1568-1571, Oct. 1982.
[29] S. Nagaoka, "Compact latching-type single-mode-fiber switches fabricated by a fiber-micromachining technique and their practical applications," IEEE Journal of Selected Topics in Quantum Electronics, vol. 5, no. 1, pp. 36-45, 1999.
[30] R. H. Laughlin and T. G. Hazelton, "Frustrated total internal reflection an alternative for optical cross-connect architectures," in Conference Proceedings. LEOS'98. 11th Annual Meeting. IEEE Lasers and Electro-Optics Society 1998 Annual Meeting (Cat. No.98CH36243), 1998, vol. 2, pp. 171172.
[31] Y. Hanaoka, F. Shimokawa, and Y. Nishida, "Low-loss intersecting
grooved waveguides with low $\Delta$ for a self-holding optical matrix switch," IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, vol. 18, no. 2, pp. 241-244, May. 1995.
[32] W. A. Crossland et al., "Holographic optical switching: the 'ROSES' demonstrator," Journal of Lightwave Technology, vol. 18, no. 12, pp. 18451854, 2000.
[33] H. Okayama and M. Kawahara, "Prototype $32 \times 32$ optical switch matrix," Electronics Letters, vol. 30, no. 14, p. 1128, 1994.
[34] C. Burke, M. Fujiwara, M. Yamaguchi, H. Nishimoto, and H. Honmou, "128 line photonic switching system using LiNbO/sub 3/ switch matrices and semiconductor traveling wave amplifiers," Journal of Lightwave Technology, vol. 10, no. 5, pp. 610-615, May. 1992.
[35] E. J. Murphy et al., " $16 \times 16$ strictly nonblocking guided-wave optical switching system," Journal of Lightwave Technology, vol. 14, no. 3, pp. 352358, Mar. 1996.
[36] J. S. Patel and Y. Silberberg, "Liquid crystal and grating-based multiplewavelength cross-connect switch," IEEE Photonics Technology Letters, vol. 7, no. 5, pp. 514-516, May. 1995.
[37] K. Noguchi, T. Sakano, and T. Matsumoto, "A rearrangeable multichannel free-space optical switch based on multistage network configuration," Journal of Lightwave Technology, vol. 9, no. 12, pp. 17261732, 1991.
[38] K. Noguchi, "Optical free-space multichannel switches composed of liquid-crystal light-modulator arrays and birefringent crystals," Journal of Lightwave Technology, vol. 16, no. 8, pp. 1473-1481, 1998.
[39] D. A. Smith, A. D'Alessandro, J. E. Baran, D. J. Fritz, J. L. Jackel, and R. S. Chakravarthy, "Multiwavelength performance of an apodized acoustooptic switch," Journal of Lightwave Technology, vol. 14, no. 9, pp. 2044-2051, 1996.
[40] A. Kar-Roy and C. S. Tsai, " 8 x 8 symmetric nonblocking integrated acoustooptic space switch module on LiNbO3," IEEE Photonics

Technology Letters, vol. 4, no. 7, pp. 731-734, Jul. 1992.
[41] C. S. Tsai, "Integrated acoustooptic and magnetooptic devices for optical information processing," Proceedings of the IEEE, vol. 84, no. 6, pp. 853-869, Jun. 1996.
[42] S. Sohma, T. Watanabe, N. Ooba, M. Itoh, T. Shibata, and H. Takahashi, "Silica-based PLC Type 32 x 32 Optical Matrix Switch," in 2006 European Conference on Optical Communications, 2006, pp. 1-2.
[43] I. Ogawa et al., "32ch Reconfigurable Optical Add Multiplexer Using Technique for Stacked Integration of Chip-Scale-Package PDs on SilicaBased PLC," in 2006 European Conference on Optical Communications, 2006, pp. 1-2.
[44] F. L. W. Rabbering, J. F. P. van Nunen, and L. Eldada, "Polymeric $16 \times 16$ digital optical switch matrix," in Proceedings 27 th European Conference on Optical Communication (Cat. No.01TH8551), vol. 6, pp. 78-79.
[45] D. T. Neilson et al., "256x256 Port Optical Cross-Connect Subsystem," Journal of Lightwave Technology, vol. 22, no. 6, pp. 1499-1509, Jun. 2004.
[46] C. R. Giles, B. Barber, V. Aksyuk, R. Ruel, L. Stulz, and D. Bishop, "Reconfigurable 16-channel WDM drop module using silicon MEMS optical switches," IEEE Photonics Technology Letters, vol. 11, no. 1, pp. 6365, 1999.
[47] V. Kaman, R. J. Helkey, and J. E. Bowers, "Multi-Degree ROADM's with Agile Add-Drop Access," in 2007 Photonics in Switching, 2007, vol. 5, pp. 31-32.
[48] D. T. Fuchs et al., "A Hybrid MEMS-Waveguide Wavelength Selective Cross Connect," IEEE Photonics Technology Letters, vol. 16, no. 1, pp. 99101, Jan. 2004.
[49] L. Y. Lin, E. L. Goldstein, and L. M. Lunardi, "Integrated signal monitoring and connection verification in MEMS optical crossconnects," IEEE Photonics Technology Letters, vol. 12, no. 7, pp. 885887, Jul. 2000.
[50] P. De Dobbelaere, K. Falta, S. Gloeckner, and S. Patra, "Digital MEMS for optical switching," IEEE Communications Magazine, vol. 40, no. 3, pp. 88-95, Mar. 2002.
[51] P. B. Chu, L. Shi-Sheng, and P. Sangtae, "MEMS: the path to large optical crossconnects," IEEE Communications Magazine, vol. 40, no. 3, pp. 80-87, Mar. 2002.
[52] M. Xiaohua and K. Geng-Sheng, "Optical switching technology comparison: optical MEMs vs. other technologies," IEEE Communications Magazrine, vol. 41, no. 11, pp. 50-57, Nov. 2003.
[53] T. Bakke, C. P. Tigges, and C. T. Sullivan, " $1 \times 2$ MOEMS switch based on silicon-on-insulator and polymeric waveguides," Electronics Letters, vol. 38, no. 4, p. 177, 2002.
[54] M. Renaud et al., "SOA-based optical network components," 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220), pp. 433-438, 2001.
[55] R. Ramaswami, "Optical networking technologies: what worked and what didn't," IEEE Communications Magazine, vol. 44, no. 9, pp. 132-139, Sep. 2006.
[56] I. White, E. T. Aw, K. Williams, H. Wang, A. Wonfor, and R. Penty, "Scalable optical switches for computing applications [Invited]," Journal of Optical Networking, vol. 8, no. 2, pp. 215-224, Jan. 2009.
[57] A. Shacham, B. A. Small, O. Liboiron-Ladouceur, and K. Bergman, "A fully implemented $12 \times 12$ data vortex optical packet switching interconnection network," Journal of Lightwave Technology, vol. 23, no. 10, pp. 3066-3075, Oct. 2005.
[58] A. Shacham, H. Wang, and K. Bergman, "Experimental Demonstration of a Complete SPINet Optical Packet Switched Interconnection Network," in OFC/NFOEC 2007-2007 Conference on Optical Fiber Communication and the National Fiber Optic Engineers Conference, 2007, no. c, pp. 1-3.
[59] E. T. Aw et al., "Uncooled 2 x 2 quantum dot semiconductor optical
amplifier based switch," 2008 Conference on Lasers and Electro-Optics, pp. 12, May. 2008.
[60] Y. Kai, K. Sone, S. Yoshida, Y. Aoki, G. Nakagawa, and S. Kinoshita, "A compact and lossless $8 \times 8$ SOA gate switch subsystem for WDM optical packet interconnections," in 2008 34th European Conference on Optical Communication, 2008, vol. 3, no. September, pp. 1-2.
[61] L. H. Spiekman et al., " $8 \times 10 \mathrm{~Gb} / \mathrm{s}$ DWDM transmission over 240 km of standard fiber using a cascade of semiconductor optical amplifiers," IEEE Photonics Technology Letters, vol. 12, no. 8, pp. 1082-1084, 2000.
[62] A. D. Ellis, A. E. Kelly, D. Nesset, D. Pitcher, D. G. Moodie, and R. Kashyap, "Error free $100 \mathrm{Gbit} / \mathrm{s}$ wavelength conversion using grating assisted cross-gain modulation in 2 mm long semiconductor amplifier," Electronics Letters, vol. 34, no. 20, p. 1958, 1998.
[63] J. P. Turkiewicz et al., " $160 \mathrm{~Gb} / \mathrm{s}$ OTDM networking using deployed fiber," Journal of Lightwave Technology, vol. 23, no. 1, pp. 225-235, Jan. 2005.
[64] E. Tangdiongga et al., "All-optical demultiplexing of 640 to 40 Gbits/s using filtered chirp of a semiconductor optical amplifier," Optics Letters, vol. 32, no. 7, p. 835, 2007.
[65] R. Nagarajan et al., "Large-scale photonic integrated circuits," IEEE Journal of Selected Topics in Quantum Electronics, vol. 11, no. 1, pp. 50-65, Jan. 2005.
[66] R. Nagarajan and M. Smit, "Special 30th Anniversary Photonic Integration Radhakrishnan Nagarajan and Meint Smit," IEEE LEOS Newsletter, no. 2007, pp. 4-10, 2007.
[67] K. a Williams, "Integrated semiconductor-optical-amplifier-based switch fabrics for high-capacity interconnects [Invited]," Journal of Optical Networking, vol. 6, no. 2, p. 189, 2007.
[68] P. Gambini et al., "Transparent optical packet switching: network architecture and demonstrators in the KEOPS project," IEEE Journal on Selected Areas in Communications, vol. 16, no. 7, pp. 1245-1259, 1998.
[69] D. K. Hunter et al., "WASPNET: a wavelength switched packet network," IEEE Communications Magazine, vol. 37, no. 3, pp. 120-129, Mar. 1999.
[70] I. M. White, M. S. Rogge, K. Shrikhande, and L. G. Kazovsky, "A summary of the hornet project: a next-generation metropolitan area network," IEEE Journal on Selected Areas in Communications, vol. 21, no. 9, pp. 1478-1494, Nov. 2003.
[71] M. Glick, M. Dales, D. McAuley, K. Williams, R. Penty, and I. White, "SWIFT: a testbed with optically switched data paths for computing applications," Proceedings of 2005 7th International Conference Transparent Optical Networks, 2005., vol. 2, pp. 29-32, 2005.
[72] C. Hawkins, B. Small, D. Wills, and K. Bergman, "The Data Vortex, an All Optical Path Multicomputer Interconnection Network," IEEE Transactions on Parallel and Distributed Systems, vol. 18, no. 3, pp. 409-420, Mar. 2007.
[73] D. Liang and J. E. Bowers, "Photonic integration: Si or InP substrates?," Electronics Letters, vol. 45, no. 12, p. 578, 2009.
[74] Infinera, "Photonic Integrated Circuits A Technology and Application Primer." pp. 1-13, 2005.
[75] T. Chu, N. Fujioka, and M. Ishizaka, "Compact, lower-powerconsumption wavelength tunable laser fabricated with silicon photonicwire waveguide micro-ring resonators.," Optics express, vol. 17, no. 16, pp. 14063-8, Aug. 2009.
[76] J. Van Campenhout et al., "A Compact SOI-Integrated Multiwavelength Laser Source Based on Cascaded InP Microdisks," IEEE Photonics Technology Letters, vol. 20, no. 16, pp. 1345-1347, Aug. 2008.
[77] D. Liang and J. E. Bowers, "Recent progress in lasers on silicon," Nature Photonics, vol. 4, no. 8, pp. 511-517, Jul. 2010.
[78] P. S. Zory, Quantum Well Lasers. Academic Press, 1993, p. 504.
[79] M. Sugawara, Self assembled InGaA/GaAs Quantum Dots. 1999, p. 337.
[80] A. V. Uskov et al., "On Ultrafast Optical Switching Based on QuantumDot Semiconductor Optical Amplifiers in Nonlinear Interferometers," IEEE Photonics Technology Letters, vol. 16, no. 5, pp. 1265-1267, May. 2004.
[81] T. Akiyama et al., "An ultrawide-band semiconductor optical amplifier having an extremely high penalty-free output power of 23 dBm achieved with quantum dots," IEEE Photonics Technology Letters, vol. 17, no. 8, pp. 1614-1616, Aug. 2005.
[82] J. P. Reithmaier et al., "Semiconductor quantum dots devices: Recent advances and application prospects," Physica Status Solidi (B), vol. 243, no. 15, pp. 3981-3987, Dec. 2006.
[83] Y. Arakawa, "Advances and Prospects of Quantum Dot Devices for Information Technologies," 2007 IEEE 19th International Conference on Indium Phosphide \& Related Materials, vol. 2, no. May, pp. 7-8, May. 2007.
[84] M. Sugawara et al., "Recent progress in self-assembled quantum-dot optical devices for optical telecommunication: temperature-insensitive $10 \mathrm{Gbs}-1$ directly modulated lasers and $40 \mathrm{Gbs}-1$ signal-regenerative amplifiers," Journal of Physics D: Applied Physics, vol. 38, no. 13, pp. 21262134, Jul. 2005.
[85] I. H. White, R. V. Penty, H. Wang, M. G. Thompson, and E. T. Aw, "Uncooled quantum dot semiconductor optical amplifiers," LEOS 2008 - 21st Annual Meeting of the IEEE Lasers and Electro-Optics Society, vol. 2, pp. 330-331, Nov. 2008.
[86] S. Tanaka et al., "Compact, very-low-electric-power-consumption (0.84 W) $1.3-\mu \mathrm{m}$ optical amplifier module using AIGalnAs MQW-SOA," in 36th European Conference and Exbibition on Optical Communication, 2010, pp. 1-3.
[87] R. Nagarajan et al., " 400 Gbit/s (10 channel×40 Gbit/s) DWDM photonic integrated circuits," Electronics Letters, vol. 41, no. 6, p. 347, 2005.
[88] S. C. Nicholes, M. L. Masanovic, B. Jevremovic, E. Lively, L. A. Coldren, and D. J. Blumenthal, "An 8 x 8 InP Monolithic Tunable

Optical Router (MOTOR) Packet Forwarding Chip," Journal of Lightwave Technology, vol. 28, no. 4, pp. 641-650, Feb. 2010.
[89] E. F. Burmeister and J. E. Bow, "Integrated gate matrix switch for optical packet buffering," IEEE Photonics Technology Letters, vol. 18, no. 1, pp. 103-105, Jan. 2006.
[90] H. Wang, A. Wonfor, K. A. Williams, R. V. Penty, and I. H. White, "Demonstration of a lossless monolithic $16 \times 16$ QW SOA switch," in ECOC '09. 35th European Conference on Optical Communication, 2009, no. 1, pp. 3-4.
[91] W. Langbein, V. Cesari, F. Masia, A. B. Krysa, P. Borri, and P. M. Smowton, "Ultrafast gain dynamics in InP quantum-dot optical amplifiers," Applied Pbysics Letters, vol. 97, no. 21, p. 211103, 2010.
[92] S. Liu et al., "Low penalty monolithic $2 \times 2$ quantum dot switch," in Optical Communications, 2006. ECOC 2006. European Conference on, 2006, no. 1, p. PDP. Th4.5.6.
[93] H. Wang et al., "Temperature Independent Optical Amplification in Uncooled Quantum Dot Optical Amplifiers," in OFC/NFOEC 2008 2008 Conference on Optical Fiber Communication/National Fiber Optic Engineers Conference, 2008, vol. 2, pp. 1-3.
[94] A. Albores-Mejia et al., "Scalable quantum dot optical switch matrix in the $1.55 \mu \mathrm{~m}$ wavelength range," in 2008 International Conference on Photonics in Switching, 2008, pp. 1-2.
[95] A. Albores-Mejia., K. A. Williams, T. D. Vries, E. Smalbrugge, Y. S. Oei, and M. K. Smit, "Scalable Quantum Dot Amplifier Based Optical Switch Matrix," in 14th European Conference on Integrated Optics and Technical Exhibition, Contributed and Invited Papers, ECIO'08 Eindboven, 2008, pp. 341-344.
[96] K. A. Williams et al., "Scalable quantum dot based optical interconnects," 2009 14th OptoElectronics and Communications Conference, pp. 1-2, Jul. 2009.
[97] A. Albores Mejia et al., "Low Power Penalty Monolithically-Cascaded

1550nm-wavelength Quantum-Dot Crossbar Switches," Proceedings of the 2009 Optical Fiber Communication Conference / National Fiber Optic Engineers Conference (OFC 2009 / NFOEC 2009) 24 - 26 March 2009, San Diego, CA., no. ISBN 978-1-424-42606-5, pp. p. JWA29-1/3, 2009.
[98] A. Albores-Mejia et al., "Integrated $2 \times 2$ quantum dot optical crossbar switch in 1.55 [micro sign]m wavelength range," Electronics Letters, vol. 45, no. 6, p. 313, 2009.
[99] M. Janson et al., "Monolithically integrated $2 \times 2$ InGaAsP/InP laser amplifier gate switch arrays," Electronics Letters, vol. 28, no. 8, p. 776, 1992.
[100] R. Varrazza et al., "Ultra-low crosstalk, compact integrated optical crosspoint space switch arrays employing active InGaAsP-InP vertical waveguide couplers," Technical Digest. Summaries of papers presented at the Conference on Lasers and Electro-Optics. Postconference Edition. CLEO '99. Conference on Lasers and Electro-Optics (IEEE Cat. No.99CH37013), p. CPD24/1-CPD24/2.
[101] S. Liu et al., "Cascaded performance of quantum dot semiconductor optical amplifier in a recirculating loop," in 2006 Conference on Lasers and Electro-Optics and 2006 Quantum Electronics and Laser Science Conference, 2006, pp. 1-2.
[102] S. Anantathanasarn et al., "Lasing of wavelength-tunable ( $1.55 \mu \mathrm{~m}$ region) InAs/InGaAsP/InP (100) quantum dots grown by metal organic vapor-phase epitaxy," Applied Physics Letters, vol. 89, no. 7, p. 073115, 2006.
[103] R. Nötzel et al., "Self Assembled InAs/InP Quantum Dots for Telecom Applications in the $1.55 \mu \mathrm{~m}$ Wavelength Range: Wavelength Tuning, Stacking, Polarization Control, and Lasing," Japanese Journal of Applied Physics, vol. 45, no. 8, pp. 6544-6549, Aug. 2006.
[104] L. Buckman, L. P. Chen, and K. Y. Lau, "Crosstalk penalty in all-optical distributed switching networks," IEEE Photonics Technology Letters, vol. 9, no. 2, pp. 250-252, 1997.
[105] C. P. Larsen and M. Gustavsson, "Linear crosstalk in $4 \times 4$
semiconductor optical amplifier gate switch matrix," Journal of Lightwave Technology, vol. 15, no. 10, pp. 1865-1870, 1997.
[106] J. Zhou, M. J. O’Mahony, and S. D. Walker, "Analysis of optical crosstalk effects in multi-wavelength switched networks," IEEE Photonics Technology Letters, vol. 6, no. 2, pp. 302-305, 1994.
[107] S. Anantathanasarn et al., "Stacking, polarization control, and lasing of wavelength tunable ( $1.55 \mu \mathrm{~m}$ region) $\operatorname{InAs} / \mathrm{InGaAsP} / \mathrm{InP}(100)$ quantum dots," Journal of Crystal Growth, vol. 298, pp. 553-557, Jan. 2007.
[108] D. R. Matthews, H. D. Summers, P. M. Smowton, and M. Hopkinson, "Experimental investigation of the effect of wetting-layer states on the gain-current characteristic of quantum-dot lasers," Applied Physics Letters, vol. 81, no. 26, p. 4904, 2002.
[109] M. Sugawara, T. Akiyama, N. Hatori, Y. Nakata, H. Ebe, and H. Ishikawa, "Quantum-dot semiconductor optical amplifiers for high-bitrate signal processing up to 160 Gb s -1 and a new scheme of 3R regenerators," Measurement Science and Technology, vol. 13, no. 11, pp. 16831691, Nov. 2002.
[110] J. Kim, C. Meuer, D. Bimberg, and G. Eisenstein, "Effect of Inhomogeneous Broadening on Gain and Phase Recovery of QuantumDot Semiconductor Optical Amplifiers," Quantum, vol. 46, no. 11, pp. 1670-1680, 2010.
[111] W. W. Chow, a F. Wright, and J. S. Nelson, "Theoretical study of room temperature optical gain in GaN strained quantum wells," Applied Physics Letters, vol. 68, no. 3, p. 296, 1996.
[112] A. Albores-Mejia et al., " $160 \mathrm{Gbit} / \mathrm{s}$ line-rate data routing through monolithic multi-stage optical switch circuit," Electronics Letters, vol. 46, no. 17, pp. 1209-1211, 2010.
[113] A. Albores-Mejia et al., " $160 \mathrm{~Gb} / \mathrm{s}$ Serial Line Rates in a Monolithic Optoelectronic Multistage Interconnection Network," in 2009 17th IEEE Symposium on High Performance Interconnects, 2009, pp. 157-162.
[114] A. Albores-Mejia et al., " $320 \mathrm{~Gb} / \mathrm{s}$ data routing in a monolithic
multistage semiconductor optical amplifier switching circuit," in 36 th European Conference and Exbibition on Optical Communication, 2010, pp. 1-4.
[115] A. Albores-Mejia et al., Monolithic multistage optical switch operating at 160 Gb/s line rate, vol. 45, no. 6. IEEE, 2009, pp. 1-1.
[116] F. Gomez-Agis, C. M. Okonkwo, a Albores-Mejia, E. Tangdiongga, and H. J. S. Dorren, "320-to-10 Gbit/s all-optical demultiplexing using sumfrequency generation in PPLN waveguide," Electronics Letters, vol. 46, no. 14, p. 1008, 2010.
[117] A. Albores-Mejia et al., "Monolithic Multistage Optoelectronic Switch Circuit Routing $160 \mathrm{~Gb} / \mathrm{s}$ Line-Rate Data," Journal of Lightwave Technology, vol. 28, no. 20, pp. 2984-2992, Oct. 2010.
[118] O. Liboiron-Ladouceur et al., "The Data Vortex Optical Packet Switched Interconnection Network," Journal of Lightwave Technology, vol. 26, no. 13, pp. 1777-1789, Jul. 2008.
[119] T. Lin, K. a Williams, R. V. Penty, I. H. White, and M. Glick, "Capacity Scaling in a Multihost Wavelength-Striped SOA-Based Switch Fabric," Journal of Lightwave Technology, vol. 25, no. 3, pp. 655-663, Mar. 2007.
[120] M. Renaud, M. Bachmann, and M. Erman, "Semiconductor optical space switches," IEEE Journal of Selected Topics in Quantum Electronics, vol. 2, no. 2, pp. 277-288, Jun. 1996.
[121] E. Almstrom, C. P. Larsen, L. Gillner, W. H. van Berlo, M. Gustavsson, and E. Berglind, "Experimental and analytical evaluation of packaged $4 \times 4$ InGaAsP/InP semiconductor optical amplifier gate switch matrices for optical networks," Journal of Lightwave Technology, vol. 14, no. 6, pp. 996-1004, Jun. 1996.
[122] G. a Fish, B. Mason, L. a Coldren, and S. P. DenBaars, "Compact, $4 \times 4$ InGaAsP-InP optical crossconnect with a scaleable architecture," IEEE Photonics Technology Letters, vol. 10, no. 9, pp. 1256-1258, 1998.
[123] J. Sasaki et al., "Hybrid integrated $4 \times 4$ optical matrix switch using selfaligned semiconductor optical amplifier gate arrays and silica planar lightwave circuit," Electronics Letters, vol. 34, no. 10, pp. 986-987, 1998.
[124] R. Varrazza, I. B. Djordjevic, and S. Yu, "Active Vertical-Coupler-Based Optical Crosspoint Switch Matrix for Optical Packet-Switching Applications," Journal of Lightwave Technology, vol. 22, no. 9, pp. 20342042, Sep. 2004.
[125] H. Onaka et al., "WDM Optical Packet Interconnection using MultiGate SOA Switch Architecture for Peta-Flops Ultra-High-Performance Computing Systems," in 2006 European Conference on Optical Communications, 2006, pp. 1-2.
[126] K. E. Stubkjaer, "Semiconductor optical amplifier-based all-optical gates for high-speed optical processing," IEEE Journal of Selected Topics in Quantum Electronics, vol. 6, no. 6, pp. 1428-1435, 2000.
[127] M. Scaffardi et al., "Photonic Combinatorial Network for Contention Management in $160 \mathrm{~Gb} / \mathrm{s}$-Interconnection Networks Based on AllOptical $2 \times 2$ Switching Elements," IEEE Journal of Selected Topics in Quantum Electronics, vol. 13, no. 5, pp. 1531-1539, 2007.
[128] Y. Liu et al., "Ultrafast All-Optical Wavelength Routing of Data Packets Utilizing an SOA-Based Wavelength Converter and a Monolithically Integrated Optical Flip-Flop," IEEE Journal of Selected Topics in Quantum Electronics, vol. 14, no. 3, pp. 801-807, 2008.
[129] R. A. Spanke and V. E. Benes, "N-stage planar optical permutation network," Applied Optics, vol. 26, no. 7, pp. 1226-1229, Apr. 1987.
[130] M. G. Hluchyj and M. J. Karol, "Shuffle Net: an application of generalized perfect shuffles to multihop lightwave networks," Journal of Lightwave Technology, vol. 9, no. 10, pp. 1386-1397, 1991.
[131] A. Shacham, B. G. Lee, and K. Bergman, "A wide-band nonblocking 2 x 2 switching node for a SPINet network," IEEE Photonics Technology Letters, vol. 17, no. 12, pp. 2742-2744, Dec. 2005.
[132] C.-lin Wu and T.-yun Feng, "On a Class of Multistage Interconnection Networks," IEEE Transactions on Computers, vol. 29, no. 8, pp. 694-702, Aug. 1980.
[133] W. Dally and B. Towles, Principles and Practices of Interconnection Networks.

Morgan Kauffmann, 2004, p. 550.
[134] W. Kabacinski, Nonblocking Electronic and Pbotonic Switching Fabrics. Springer, 2005, p. 270.
[135] M. J. R. Heck et al., "Monolithic AWG-based Discretely Tunable Laser Diode With Nanosecond Switching Speed," IEEE Pbotonics Technology Letters, vol. 21, no. 13, pp. 905-907, Jul. 2009.
[136] J. D. Thomson, H. D. Summers, P. J. Hulyer, P. M. Smowton, and P. Blood, "Determination of single-pass optical gain and internal loss using a multisection device," Applied Physics Letters, vol. 75, no. 17, p. 2527, 1999.
[137] S. Randel, B. Konrad, A. Hodlic, and K. Petermann, "Influence of Bitwise Phase Changes on the Performance of 160 Gbit/s Transmission Systems," in ECOC 2002. 28th European Conference on Optical Communication, 2002, vol. 1, no. c, pp. 1-2.
[138] M. Pfennigbauer, "Dependence of optically preamplified receiver sensitivity on optical and electrical filter bandwidths-measurement and simulation," IEEE Photonics Technology Letters, vol. 14, no. 6, pp. 831-833, Jun. 2002.
[139] K. Sato and H. Toba, "Reduction of mode partition noise by using semiconductor optical amplifiers," IEEE Journal of Selected Topics in Quantum Electronics, vol. 7, no. 2, pp. 328-333, 2001.
[140] D. a O. Davies, "Small-signal analysis of wavelength conversion in semiconductor laser amplifiers via gain saturation," IEEE Photonics Technology Letters, vol. 7, no. 6, pp. 617-619, Jun. 1995.
[141] R. Stabile and K. A. Williams, "Photonic Integrated Semiconductor Optical Amplifier Switch Circuits," Techniques, 2010.
[142] N. a Olsson, "Lightwave systems with optical amplifiers," Journal of Lightwave Technology, vol. 7, no. 7, pp. 1071-1082, Jul. 1989.
[143] Y. Shibata, Y. Yamada, K. Habara, and N. Yoshimoto, "Semiconductor laser diode optical amplifiers/gates in photonic packet switching," Journal
of Lightwave Technology, vol. 16, no. 12, pp. 2228-2235, 1998.
[144] A. Wonfor, H. Wang, R. V. Penty, and I. H. White, "Large Port Count High-Speed Optical Switch Fabric for Use Within Datacenters [ Invited ]," Electrical Engineering, vol. 3, no. 8, pp. 32-39, 2011.
[145] R. Spanke, "Architectures for guided-wave optical space switching systems," IEEE Communications Magazrine, vol. 25, no. 5, pp. 42-48, May. 1987.
[146] C. Clos, "A Study of Non-Blocking Switching Networks," Bell System Technical Journal, vol. 32, no. 2, pp. 406-424, 1953.
[147] V. E. Benes, "On rearrangeable three stage connecting networks," Bell System Technical Journal, vol. XLI, no. 5, pp. 1481-1491.
[148] R. Stabile and K. A. Williams, "Relaxed Dimensional Tolerance Whispering Gallery Microbends," Journal of Lightwave Technology, vol. 29, no. 12, pp. 1892-1898, Jun. 2011.

## List of Publications

## Most Significant paper:

Title: 160 Gbit/s line-rate data routing through monolithic multi-stage optical switch circuit.

Authors: Albores-Mejia, A.; Gomez-Agis, F.; Zhang, S.; Dorren, H.J.S.; Leijtens, X.J.M.; de Vries, T.; Oei, Y.S.; Heck, M.J.R.; Notzel, R.; Robbins, D.J.; Smit, M.K.; Williams, K.A.

Publication: Electronics Letters, vol.46, no.17, pp. 1209 -1211, August 19, 2010.

In this work, a photonic integrated multistage optical switch network operating at ultra-high line rates is presented for the first time. The step change in line rate to 160 Gbps showed that scalable integrated optoelectronic circuits can indeed operate at speeds inaccessible to electronics. Before this paper it was unknown whether multistage photonic integrated circuits using SOA gates could be scalable either in data capacity or connectivity within very high speed applications.

## Journals

1. Albores-Mejia, A.; Williams, K.A.; de Vries, T.; Smalbrugge, E.; Oei, Y.S.; Smit, M.K.; Notzel, R., "Integrated 2 X 2 quantum dot optical crossbar switch in $1.55 \mu \mathrm{~m}$ wavelength range," Electronics Letters, vol.45, no.6, pp.313-314, March 122009.
2. Albores-Mejia, A.; Williams, K.A.; Gomez-Agis, F.; Zhang, S.; Dorren, H.J.S.; Leijtens, X.J.M.; de Vries, T.; Oei, Y.S.; Heck, M.J.R.; Augustin, L.M.; Notzel, R.; Robbins, D.J.; Smit, M.K.; , "160Gb/s Serial Line Rates in a Monolithic Optoelectronic Multistage Interconnection Network," High Performance Interconnects, 2009. HOTI 2009. 17th IEEE Symposium on , vol., no., pp.157-162, 25-27 Aug. 2009
3. Albores-Mejia, A.; Gomez-Agis, F.; Zhang, S.; Dorren, H.J.S.; Leijtens, X.J.M.; de Vries, T.; Oei, Y.S.; Heck, M.J.R.; Notzel, R.; Robbins, D.J.; Smit, M.K.; Williams, K.A.; , "160 Gbit/s line-rate data routing through monolithic multi-stage optical switch circuit," Electronics Letters, vol.46, no.17, pp. 1209 -1211, August 19, 2010. (Featured Article)
4. Albores-Mejia, A.; Gomez-Agis, F.; Dorren, H.J.S.; Leijtens, X.J.M.; de Vries, T.; Yok-Siang Oei; Heck, M.J.R.; Notzel, R.; Robbins, D.J.; Smit, M.K.; Williams, K.A.; , "Monolithic Multistage Optoelectronic Switch Circuit Routing 160Gb/s Line-Rate Data," Lightwave Technology, Journal of, vol.28, no.20, pp.2984-2992, Oct.15, 2010.
5. Gomez Agis, F., Calabretta, N., Albores-Meija, A., Dorren, H.J.S. "Clock-distribution with instantaneous synchronisation for 160 Gbit/s optical timedomain multiplexed packet transmission". Optics Letters, 35(19), 3255-3257, 2010.
6. Gomez Agis, F., Okonkwo, C.M., Albores-Mejia, A., Tangdiongga, E., Dorren, H.J.S. (2010). "320-to-10 Gbit/s all-optical demultiplexing using sumfrequency generation in PPLN waveguide". Electronics Letters, 46(14), 10081009, 2010.
7. Calabretta, N.; Stabile, R.; Albores-Mejia, A.; Williams, K.A.; Dorren H.J.S.;, "Scalable InP integrated wavelength selector based on binary search". Optics Letters, July, 2011
8. Calabretta, N.; Stabile, R.; Albores-Mejia, A.; Williams, K.A.; Dorren H.J.S.;, "InP Monolithically Integrated Wavelength Selector based on Periodic Optical Filter and Optical Switch Cbain", Optics Express, 2011

## Conferences

1. Albores-Mejia, A., Williams, K.A., Vries, T. de, Smalbrugge, E., Oei, Y.S., Smit, M.K., Anantathanasarn, S., Nötzel, R., "Scalable quantum dot amplifier based optical switch matrix". 14th European Conference on Integrated Optics, ECIO08, June 11-13, 2008 Eindhoven, The Netherlands. (pp. 341-344). Eindhoven, Netherlands: Technische Universiteit Eindhoven.
2. Albores-Mejia, A.; Williams, K.A.; de Vries, T.; Smalbrugge, E.; Oei, Y.S.; Smit, M.K.; Anantathanasarn, S.; Notzel, R.; , "Scalable quantum dot
optical switch matrix in the $1.55 \mu \mathrm{~m}$ wavelength range," Photonics in Switching, 2008. PS 2008. International Conference on , vol., no., pp.1-2, 4-7 Aug. 2008
3. Albores-Mejia, A.; Williams, K.A.; de Vries, T.; Smalbrugge, E.; Oei, Y.S.; Smit, M.K.; Notzel, R.; ,"Low power penalty monolithically-cascaded 1550 nm-wavelength quantum-dot crossbar switches," Optical Fiber Communication, 2009. OFC 2009. Conference on, vol., no., pp.1-3, 22-26 March 2009.
4. Albores-Mejia, A.; Williams, K.A.; Gomez-Agis, F.; Zhang, S.; Dorren, H.J.S.; Leijtens, X.J.M.; de Vries, T.; Oei, Y.S.; Heck, M.J.R.; Augustin, L.M.; Notzel, R.; Robbins, D.J.; Smit, M.K.; , "Monolithic multistage optical switch operating at $160 \mathrm{~Gb} / \mathrm{s}$ line rate," Lasers and Electro-Optics 2009 and the European Quantum Electronics Conference. CLEO Europe EQEC 2009. European Conference on , vol., no., pp.1-1, 14-19 June 2009. (post-deadline)
5. Williams, K.A.; Albores-Mejia, A.; de Vries, T.; Smalbrugge, E.; Oei, Y.S.; Smit, M.K.; Notzel, R.;" ${ }^{\text {Scalable quantum dot based optical }}$ interconnects," OptoElectronics and Communications Conference, 2009. OECC 2009. 14th , vol., no., pp.1-2, 13-17 July 2009
6. Albores-Mejia A., Williams K.A., Leijtens X.J.M., de Vries T., Oei Y.S., Heck M.J.R., Robbins D.J., Smit M.K., "Switching ultrabigh line-rate optical data in a monolithic multistage interconnection networke", 15th European Conference on Integrated Optics, ECIO'10, FrC3, April 7-9, 2010.
7. Gomez-Agis, F.; Okonkwo, C.M.; Albores-Mejia, A.; Tangdiongga, E.; Dorren, H.J.S.; , "Ultra-fast all-optical demultiplexer for 320Gbits/s serial data exploiting sum-frequency generation in a PPLN waveguide," Proceedings of the 36th European Conference and Exhibition on Optical Communication, ECOC 2010, September 19-23, 2010, Torino, Italy.
8. Albores-Mejia, A., Gomez Agis, F., Dorren, H.J.S., Leijtens, X.J.M., Smit, M.K., Robbins, D.J., Williams, K.A., Williams, K.A., " $320 \mathrm{~Gb} / \mathrm{s}$ data routing in a monolithic multistage semiconductor optical amplifier switching circuit". Proceedings of the 36th European Conference and Exhibition on Optical Communication, ECOC 2010, September 19-23, 2010, Torino, Italy. (pp. We.7.E.1-1/4). (Invited Talk)
9. Rohit, A.; Albores-Mejia, A.; N. Calabretta, X. Leijtens, D. J. Robbins, M. K. Smit, and K. Williams, "Fast Remotely Reconfigurable Wavelength Selective Switch," in Optical Fiber Communication Conference, OSA Technical Digest (CD) (Optical Society of America, 2011), paper OTuM1.
10. Rohit, A.; Albores-Mejia, A.; J. Bolk, X.J.M. Leijtens and K.A. Williams, "Multi-path Routing in an Monolithically Integrated 4x4 Broadcast and Select WDM Cross-connect'. Proceedings of the 37th European Conference and Exhibition on Optical Communication, ECOC 2011, September 18-22, 2011, Geneva, Switzerland.
11. Calabretta, N.; Stabile, R.; Albores-Mejia, A.; Williams, K.A.; Dorren H.J.S.;, "InP Monolithically Integrated Wavelength Selector based on Periodic Optical Filter and Optical Switch Cbain". Proceedings of the 37th European Conference and Exhibition on Optical Communication, ECOC 2011, September 18-22, 2011, Geneva, Switzerland.
12. Rohit, A.; Albores-Mejia, A.i J. Bolk, X.J.M. Leijtens and K.A. Williams, "Multi-path Routing at 40Gb/s in an Integrated Space and Wavelength Selective Switch". Proceedings of the IEEE Photonics 2011 Conference (IPC11), October 9-13, 2011, Arlington, Virginia, USA.

## Manuscripts in Preparation

Albores-Mejia, A.; Williams, K.A.;, "On the Limits for Ultrabigh line-rate Transmission in Monolithic Semiconductor Optical Amplifier Switching Networks"

## Acknowledgements

The Ph.D. degree represents to me not only the completion of a long and difficult task but also the end of a period of my life that I've so much enjoyed. It could not have been possible without the direct and indirect help and support of many people who I feel pleased to thank.

I would like to thank my supervisor Kevin Williams and my promotor Harm Dorren for their guidance, supervision and support. I am very grateful for this opportunity and I have learnt a lot from them through out my PhD studies.

For the past 4 years I have been really proud and grateful to belong to the world-class research school that COBRA is. In particular I have had a great time at the Electro-Optical Communications group in which I carried out my Ph.D. research. The huge expertise accumulated in this group really represents an advantage when someone wants to achieve a significant goal. I appreciate that I can always look to the senior researchers, Ton Koonen, Huug de Waardt, Piet Kuindersma, Henrie van den Boom, Oded Raz and Nicola Calabretta for their critical comments, ideas and help.

A fundamental pillar in my research was the fabrication of the designed photonic integrated devices and for that I acknowledge the Opto-Electronic Device (OED) group technology team and Patty Stabile (from ECO group). Another team from the OED group I would like to thank is the vOEDbal team for all the goals, injuries and friendship.

I wish, in my greatest capacity, to highlight every major help that I have received towards the completion of my research. I thank Fausto Gomez-Agiz and Chigo Okonkwo for all their help when implementing the Ultrahigh speed experiments. I thank Abhinav Rohit first of all for his friendship and for the engaging discussions about the very sophisticated tuneable attenuators we sometimes work with.

I am very grateful to all, the former and current ECO-staff members. To name a few I'd like to start with Susan who received us and help us in the difficult moments after arriving to Eindhoven, Johan van Zantvoort for helping Karen with the QD device packaging and for helping me with the fiber array fixing, Frans Huijskens for his technical know-how specially that related to old and new equipment, Jose and Jolanda for remind me of my deadlines and of course the support when facing problems from the real life (i.e. outside the $\mathrm{TU} / \mathrm{e}$ ). It has been a pleasure working with all of you.

I would like to thank to all my friends and Ph.D. colleagues including those who have left the group to pursue new goals in life. I want to wish them success with the completion of their research and their future plans.

During my stay at the university I have shared an office at the Electrical Engineering building $12^{\text {th }}$ floor with several people. I would like to thank Nicola, Nikolaos, Haoshuo and Murat for the interesting discussions related to our work and everyday things.

I am grateful to the scholarship and funding bodies that have financially supported me throughout my Ph.D. studies. I acknowledge the scholarship from the Mexican National Science and Technology Council (CONACyT).

Last but not least, I thank my family and Karen for their endless support and unconditional love.

Thank you all,

Aarón

## Curriculum Vitae

Aarón Albores-Mejía was born in Puebla, Puebla, Mexico, in 1980. He received the B.Sc. degree (with honours) in Electronics and Telecommunications Engineering from Universidad de las Americas-Puebla (UDLA-P), Puebla, Mexico, in 2003, and the M.Sc. degree in Electronics and Telecommunications from the Ensenada Center for Scientific Research and Higher Education (CICESE), Baja California, Mexico, in 2007. Since 2007 he has been a Ph.D. researcher in the Electro-optical Communications group at the department of Electrical Engineering at Eindhoven University of Technology/COBRA Research Institute in the Netherlands. His research interests include the design, realisation and demonstration of high speed integrated photonic switching circuits for on- and off-chip communications systems. He has been two times recipient of the Mexican National Science and Technology Council Scholarship.

During his Ph.D. studies, he has authored and co-authored more than 20 publications in international journals and conferences. He is also a peer reviewer for IEEE Journal of Lightwave Technology (JLT) and IEEE Transactions on Parallel and Distributed Systems (TPDS).

His work has been used in invited presentations by others researchers at high-impact conferences including the America's premiere Optical Fiber Communication Conference, OFC. The quality of his research has been recognised by an invited paper at Europe's premiere Optical Communication Conference ECOC'2010 and the featured interview of one of his Electronics Letters.


[^0]:    ${ }^{1}$ The capacity of a system measures the amount of data that can be transmitted over the communication medium

[^1]:    ${ }^{2}$ The data rate that can be transmitted over a given bandwidth in a specific communication system.

[^2]:    ${ }^{3} 10 \mathrm{GbE}$ signaling is used to connect distributed clusters, as sending Infiniband signals across a WAN is challenging. Infiniband is more suitable inside the cluster.

[^3]:    ${ }^{4}$ In 2007 the company name changed to INNOLUME

[^4]:    ${ }^{5}$ Large electrodes cover more than one waveguide. If there is light in more than one of them the photocurrent generated comes from both. i.e. photocurrent multiplexing
    ${ }^{6}$ MO881 (Internal reference)

[^5]:    ${ }^{7}$ MO892 (Internal reference)

[^6]:    ${ }^{8}$ A diode needs to be biased with the right voltage in order to conduct or non conduct current i.e. to turn diode on or turn diode off.

[^7]:    ${ }^{9}$ Useful operating bias current range
    ${ }^{10}$ Useful operating input signal power range

[^8]:    ${ }^{11}$ In a highpass response the zero frequency is infinitely small.

[^9]:    ${ }^{12}$ Not fully integrated

