

# Accurate equivalent-network modelling of GaAs/AIAs based resonant tunneling diodes with thin barrier layers

*Citation for published version (APA):* Kwaspen, J. J. M., Lepsa, M. I., Roer, van de, T. G., & Vleuten, van der, W. C. (1997). Accurate equivalentnetwork modelling of GaAs/AIAs based resonant tunneling diodes with thin barrier layers. Electronics Letters, 33(19), 1657-1658. https://doi.org/10.1049/el:19971107

DOI: 10.1049/el:19971107

# Document status and date:

Published: 01/01/1997

### Document Version:

Publisher's PDF, also known as Version of Record (includes final page, issue and volume numbers)

### Please check the document version of this publication:

• A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.

• The final author version and the galley proof are versions of the publication after peer review.

• The final published version features the final layout of the paper including the volume, issue and page numbers.

Link to publication

#### General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- · Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
  You may freely distribute the URL identifying the publication in the public portal.

If the publication is distributed under the terms of Article 25fa of the Dutch Copyright Act, indicated by the "Taverne" license above, please follow below link for the End User Agreement:

www.tue.nl/taverne

#### Take down policy

If you believe that this document breaches copyright please contact us at:

openaccess@tue.nl

providing details and we will investigate your claim.

- 2 SHOJI, H., NAKATA, Y., MUKAI, K., SUGIYAMA, Y., SUGAWARA, M., YOKOYAMA, N., and ISHIKAWA, H.: 'Room temperature CW operation at the ground state of self-formed quantum dot lasers with multi-stacked dot layer', *Electron. Lett.*, 1996, **32**, (21), pp. 2023–2024
- 3 SUGIYAMA, Y., NAKATA, Y., FUTATSUGI, T., SUGAWARA, M., AWANO, Y., and YOKOYAMA, N.: 'Narrow photoluminescence line width of closely stacked InAs self-assembled quantum dot structures', Jpn. J. Appl. Phys. 2, 1997, 36, (2A), pp. L158–L161
- 4 MUTO, S.: 'On a possibility of wavelength-domain-multiplication memory using quantum boxes', Jpn. J. Appl. Phys. 2, 1995, 34, (2B), pp. L210–L212

## Accurate equivalent-network modelling of GaAs/AIAs based resonant tunnelling diodes with thin barrier layers

J.J.M. Kwaspen, M.I. Lepsa, Th.G. van de Roer and W. van der Vleuten

Indexing terms: Resonant tunnelling devices, Semiconductor devices, Equivalent circuits

The small-signal intrinsic impedance of GaAs/AlAs based resonant tunnelling diodes with thin barriers has been measured at room temperature over the full 0–2V bias-voltage and 0.05–40.05GHz frequency ranges, on stable, non-oscillating devices. The classical Esaki and the quantum-inductance equivalent circuits were used to model the impedance for CAD purposes. Information about the quasibound-state lifetime against bias-voltage was extracted.

Introduction: Both the classical Esaki and the quantum-inductance equivalent-network models [1 - 3] are used here to describe the bias-voltage and microwave frequency dependency of the smallsignal intrinsic impedance of MBE grown GaAs/AlAs based double barrier resonant tunnelling diodes (RTDs). The devices have a 5nm quantum well and symmetric barrier and spacer layers, each nominally 2.5nm thick (Fig. 1). The RTDs are of planar type (Fig. 2a) with coplanar microwave probe access from the network analyser to the metallised signal (SIG) and ground (GND) pads on the semi-insulating substrate. The DC I-V curve and the microwave reflection coefficient  $S_{11}$  of the extrinsic RTD, and  $S_{11}$  of an open and a short reference structure are measured at the reference plane (pads) indicated. The short and open structures (SIG-to-GND short or open-circuit at the mesa-site) are used to determine the bias-independent extrinsic elements of the equivalent circuits:  $C_{ex}$ ,  $R_{ex}$  and  $L_{ex}$  (Fig. 2b, c), describing the microwave behaviour of the pad-to-mesa interconnections on the substrate. Only  $R_{ex}$  is frequency-dependent due to skin losses in the metallisation.



Fig. 1 MBE-grown DBRTD layer structure

Stability: A prerequisite for accurate determination of the actual intrinsic elements  $R_d$  (dynamic resistance),  $C_d$  (dynamic device capacitance),  $L_a$  (quantum inductance) and  $R_s$  (series resistance) is

ELECTRONICS LETTERS 11th September 1997 Vol. 33 No. 19

a stable, non-oscillating RTD in the negative differential resistance (NDR) region. A stable RTD has no plateaus in the NDR region of its I-V curve, so the dynamic conductance  $G_d$  (= 1/ $R_d$ ) has only one negative peak there (Fig. 4*a*, *b*). By suitable choice of device area (36µm<sup>2</sup>, making  $R_d + R_s + R_{ex} < -50\Omega$  in the NDR region) and a specially designed bias circuit, the stability condition was met in our experiments.

Measurements and results: An  $S_{11}$  data array was collected in the 0–2V range of the I-V curve (+ on mesa top), where  $S_{11}$  of the extrinsic RTD was measured at 75 bias points and from 0.05 to 40.05GHz, after network analyser calibration with on-wafer standards. The prober-chuck temperature was 20.5°C.

Fig. 3 shows some of the  $S_{11}$  data in a compressed Smith chart, including  $S_{11}$  of the largest negative  $G_d$  in the NDR region, the curve marked 1.0072V. Note that for a large range of bias voltages in the NDR region, the  $S_{11}$  curves show an inflection point, a feature that cannot be modelled by an equivalent circuit with frequency-independent intrinsic elements like Fig. 2b.



Fig. 2 Planar DBRTD and equivalent circuits

a Planar DBRTD with coplanar probe access

*b* Equivalent network with extrinsic elements and Esaki model *c* Extrinsic elements and quantum inductance model



**Fig. 3**  $S_{11}$  of SHORT-reference ( $Z_{int} = 0$ ) and  $S_{11}$  of extrinsic DBRTD at several bias-voltages  $V_d$ 

(i) 0.9924V (ii) 1.0072V (iii) 1.0139V (iv) 1.0188V

Careful optimisation of the equivalent circuit parameters to match the measured  $S_{11}$  data (for each bias point), leads to the conclusion that the three-element Esaki model needs an extra degree of freedom to fit the measured  $S_{11}$  data array in most of the NDR region with sufficient accuracy. If the dynamic conductance  $G_d$  and the capacitance  $C_d$  were modelled as frequency-dependent elements with curve shapes in accordance with [4], matching could be obtained.

The same measured small-signal  $S_{11}$  datasets can be described 'perfectly' by the quantum-inductance circuit model (Fig. 2c) over the whole bias (0–2V) and frequency range (0.05–40.05GHz) with

four frequency-independent intrinsic elements. The measurement of  $S_{11}$  on the stable RTD throughout the whole NDR region results in correct determination of the parameter  $\tau$ , here defined (from optimised independent elements) as  $\tau = L_a/R_d = L_aG_d$  (Fig. 4b-d). In the passive regions of the I-V curve, the quantum-inductance model reduces to the classical Esaki model, since the optimisation process results in a low  $L_a$ .



Fig. 4 Results measurements and optimisations

a Measured DC I-V curve (T=20.5°C); (also dotted line in Fig. 4 b-d

a housant but the local relation of the local matrix bias-voltage  $V_d$ c Intrinsic quantum inductance  $L_{qw}$  against bias-voltage  $V_d$ d Time constant  $\tau$  against bias-voltage  $V_d$ ;  $\tau = L_{qw} \times G_d$ 

Discussion: According to many authors [1, 2], the time constant  $\tau$ =  $L_a G_d$  should be an indication of the quasibound-state lifetime in the well. From the present measurements, this time constant has been obtained for the first time over the whole undistorted NDR region of the RTD's I-V curve and is displayed in Fig. 4d. Evidently this time constant only has an appreciable value in the NDR region, i.e. where there is considerable charge storage in the well. Note that the extreme values are less reliable near the points where  $G_d$  goes through zero. The calculated lifetime [5] for a nominal barrier thickness of 2.547nm is ~50ps and changes exponentially to ~18ps for a thickness of 2.264nm (1 monolayer decrease). This compares well with a time constant of 22ps measured at 1.0072V (Fig. 4d).

Acknowledgments: We wish to thank L.M.F. Kaufmann, H.C. Heyker and O. Abu-Zeid for helpful discussions.

© IEE 1997 29 July 1997 Electronics Letters Online No: 19971107

J.J.M. Kwaspen, Th.G. van de Roer and W. van der Vleuten (Eindhoven University of Technology, Faculty of Electrical Engineering, Electronic Devices Group, COBRA Interuniversity Research Institute, PO Box 513, 5600 MB Eindhoven, The Netherlands)

M.I. Lepsa (National Research Institute for Material Physics, PO Box Mg-7 Magurele, 76900 Bucharest, Romania)

E-mail: J.J.M.Kwaspen@ele.tue.nl

#### References

- BROWN, E.R., PARKER, C.D., and SOLLNER, T.C.L.G.: 'Effect of 1 quasibound state lifetime on the oscillation power of resonant tunneling diodes', Appl. Phys. Lett., 1989, 54, (10), pp. 934-936
- VANBESIEN, O., SADAUNE, V., LIPPENS, D., VINTER, B., BOIS, P., and NAGLE, J.: 'Direct evidence of the guasibound-state lifetime effect in resonant tunneling from impedance measurements', Microw. Opt. Technol. Lett., 1992, 5, (8), pp. 351-354
- BOUDREAU, M.G., and LIU, H.C.: 'Effects of the quantum inductance 3 on the equivalent circuit model of a resonant tunneling diode', Superlattice Microstruct., 1990, 8, (4), pp. 429-432
- GENOE, J.: Ph.D. Thesis, Catholic University of Leuven, Belgium, 4 1994
- 5 BRUGGER, H., MEINERS, U., SCHROTH, J., FÖRSTER, A., and LÜTH, H.: 'High quality AlAs/GaAs/AlAs resonant tunneling diodes for device applications'. Proc. 18th Int. Symp. GaAs Related Compounds, Seattle, USA, September 1991

# AlGaAs/GaAs npn heterojunction bipolar transistors grown by molecular beam epitaxy on Si (311)

M.J. Jurkovic, J. Alperin, Q. Du, W.I. Wang and M.F. Chang

> Indexing terms: Heterojunction bipolar transistors, Molecular beam epitaxial growth

AlGaAs/GaAs npn heterojunction bipolar transistors grown by molecular beam epitaxy on Si (311) substrates and fabricated using a self-aligned base contact process are reported. Reflection high energy electron diffraction patterns correlate with antiphase domain-free growth. Preliminary DC measurements for a 70×70µm<sup>2</sup> device reveal a small-signal common-emitter current gain of 10 and a collector-emitter breakdown voltage of 13V.

Introduction: There has been much interest in the heteroepitaxy of GaAs-on-Si due to the potential for integration of high performance GaAs-based optoelectronic devices with Si large scale integration technology [1 - 6]. The superior cutoff frequency and current handling capabilities of AlGaAs/GaAs heterojunction bipolar transistors (HBTs) and enhanced heat dissipation via Si substrates [7] render the integration of high power HBTs-on-Si especially attractive for high power applications. However, reduction of carrier lifetimes, due to the formation of anti-phase domains (APDs), lack of electrical neutrality at the epilayer/substrate interface and high dislocation densities associated with polar-on-nonpolar (GaAs-on-Si) growth, remains the dominant limiting factor of HBT-on-Si performance.

Although APD-free GaAs growth has been achieved on vicinal Si (100) [1 - 4, 6, 8, 9], degraded device performance associated with an appreciable interface defect density remains. Growth of GaAs-on-Si has also been investigated using (211)-oriented substrates [10,11] due to the zinc-blende compatible sublattice nucleation provided by preferential site selection via sites with singleand double-dangling bonds. However, (311)-oriented growth is not as likely to result in the rough morphology and high stacking fault densities associated with the (111)-like (211) orientation [12, 13] due to the reduced step height. In this work, we report the growth of AlGaAs/GaAs HBTs on Si (311) substrates by MBE. Reflection high energy electron diffraction (RHEED) patterns correlate with APD-free growth.



Fig. 1 RHEED patterns for MBE growth of GaAs-on-Si (311) along  $[0\tilde{I}-I]$  azimuth

a Si surface after outgassing b After 20 monolayers GaAs growth

c After 1.2µm GaÁs growth

Experiment: Crystal growth was carried out in an Intevac GEN II MBE system using an As cracking cell while RHEED was used for in-situ monitoring. The Si (311) wafers were degreased and etched prior to loading into the chamber. Oxide desorption was performed at a substrate temperature of 900°C for 5min. After deposition of a 25nm GaAs layer at a substrate temperature of 500°C, a 2.0µm GaAs buffer was grown at 575°C at a growth rate